Introduction to VLSI Systems
SLIM-the translation of symbolic layouts into mask data
DAC '80 Proceedings of the 17th Design Automation Conference
Ic layout generation and compaction using mathematical optimization
Ic layout generation and compaction using mathematical optimization
Geometrical compaction in one dimension for channel routing
DAC '87 Proceedings of the 24th ACM/IEEE Design Automation Conference
A new compaction scheme based on compression ridges
DAC '87 Proceedings of the 24th ACM/IEEE Design Automation Conference
A subjective review of compaction (tutorial session)
DAC '85 Proceedings of the 22nd ACM/IEEE Design Automation Conference
Symbolic hierarchical artwork generation system
DAC '85 Proceedings of the 22nd ACM/IEEE Design Automation Conference
A hiererachical, error-tolerant compactor
DAC '84 Proceedings of the 21st Design Automation Conference
Interactive compaction router for VLSI layout
DAC '84 Proceedings of the 21st Design Automation Conference
CACTUS: a symbolic CMOS two-dimensional compactor
EURO-DAC '90 Proceedings of the conference on European design automation
Journal of Biomedical Informatics
Topology-driven cell layout migration with collinear constraints
ICCD'09 Proceedings of the 2009 IEEE international conference on Computer design
Hi-index | 0.00 |
This paper describes a new approach for IC layout and compaction. The compaction problem is translated into a mixed integer-linear programming problem of a very special form. A graph based optimization algorithm is used to solve the resulting problem. An experimental program that uses the above techniques is described. The program could be used either as an aid to hand layout or as the bottom part of an automatic layout generation program.