ACM Computing Surveys (CSUR)
ACM Computing Surveys (CSUR)
A language implementation design for a multiprocessor computer system
ISCA '78 Proceedings of the 5th annual symposium on Computer architecture
The architecture and system method of DDM1: A recursively structured Data Driven Machine
ISCA '78 Proceedings of the 5th annual symposium on Computer architecture
The effect of instruction fetch strategies upon the performance of pipelined instruction units
ISCA '77 Proceedings of the 4th annual symposium on Computer architecture
Adaptive microprogramming and processor modeling.
Adaptive microprogramming and processor modeling.
IEEE Transactions on Computers
The Inhibition of Potential Parallelism by Conditional Jumps
IEEE Transactions on Computers
Percolation of Code to Enhance Parallel Dispatching and Execution
IEEE Transactions on Computers
The Modeling and Design of Multiple Function-Unit Processors
IEEE Transactions on Computers
Representation of Concurrency with Ordering Matrices
IEEE Transactions on Computers
The IBM system/360 model 91: machine philosophy and instruction-handling
IBM Journal of Research and Development
An efficient algorithm for exploiting multiple arithmetic units
IBM Journal of Research and Development
IEEE Transactions on Computers - Special issue on parallel processors and processing
| Hi-index | 0.00 |
The automatic coordination of instruction execution of SISD processors is examined in the context of minimizing the effects of branch execution. Three areas, instruction prefetch, branch resolution, and issuer organization are examined for possible improvement. The thrust of these techniques is to extend conditional processing and to use look-ahead to detect branches. A structured instruction buffer, the converger, is used to buffer one or more levels of conditionally prefetched instructions. Conditioning schemes that permit a large degree of branch resolution overlap with instruction execution are presented. Issuer organization extensions, that promote a high issue rate and conditional instruction execution are presented.