VLSI cell placement techniques
ACM Computing Surveys (CSUR)
Network flows: theory, algorithms, and applications
Network flows: theory, algorithms, and applications
Clock skew minimization during FPGA placement
DAC '94 Proceedings of the 31st annual Design Automation Conference
An efficient zero-skew routing algorithm
DAC '94 Proceedings of the 31st annual Design Automation Conference
TimberWolf3.2: a new standard cell placement and global routing package
DAC '86 Proceedings of the 23rd ACM/IEEE Design Automation Conference
DSS: A Distributed High-Level Synthesis System
IEEE Design & Test
A linear-time heuristic for improving network partitions
DAC '82 Proceedings of the 19th Design Automation Conference
Clock network minimization methodology based on incremental placement
Proceedings of the 2005 Asia and South Pacific Design Automation Conference
On the trade-off between power and flexibility of FPGA clock networks
ACM Transactions on Reconfigurable Technology and Systems (TRETS)
| Hi-index | 0.00 |
In this paper we propose an object oriented approach for reusing presynthesized components in VLSI design. Each component object has an interface which hides its internal implementation details and yet allows the operations, per-formed by the component, to be invoked by sending an appropriate message. A graph based representation scheme has been adopted for capturing necessary interface information. The proposed interface graph can deal with circuits of various complexities. Moreover, the utilization of the interface graph of an object, during its reuse in sub-sequent synthesis of a new circuit, has been described and illustrated with the help of examples. Lastly, a scheme for extracting the interface graph during synthesis of an object has been proposed. deal with circuits of various complexities. Moreover, the utilization of the interface graph of an object, during its reuse in sub-sequent synthesis of a new circuit, has been described and illustrated with the help of examples. Lastly, a scheme for extracting the interface graph during synthesis of an object has been proposed.