CODES '00 Proceedings of the eighth international workshop on Hardware/software codesign
Proceedings of the 37th Annual Design Automation Conference
UCSD center for wireless communications "sun, fun and Ph.D.s, too"
ACM SIGMOBILE Mobile Computing and Communications Review
On-chip communication architecture for OC-768 network processors
Proceedings of the 38th annual Design Automation Conference
Efficient exploration of the SoC communication architecture design space
Proceedings of the 2000 IEEE/ACM international conference on Computer-aided design
An Overview of Methodologies and Tools in the Field of System-Level Design
Embedded Processor Design Challenges: Systems, Architectures, Modeling, and Simulation - SAMOS
An overview of methodologies and tools in the field of system-level design
Embedded processor design challenges
A modular simulation framework for architectural exploration of on-chip interconnection networks
Proceedings of the 1st IEEE/ACM/IFIP international conference on Hardware/software codesign and system synthesis
Retargetable profiling for rapid, early system-level design space exploration
Proceedings of the 41st annual Design Automation Conference
An architecture and compiler for scalable on-chip communication
IEEE Transactions on Very Large Scale Integration (VLSI) Systems
Methods for evaluating and covering the design space during early design development
Integration, the VLSI Journal
On-Chip Communication Architectures: System on Chip Interconnect
On-Chip Communication Architectures: System on Chip Interconnect
Proceedings of the 2007 ACM symposium on Applied computing
Virtual Prototypes in Developing Mobile Software Applications and Devices
PROFES '08 Proceedings of the 9th international conference on Product-Focused Software Process Improvement
Implementation of a self-motivated arbitration scheme for the multilayer ARB busmatrix
IEEE Transactions on Very Large Scale Integration (VLSI) Systems
Embedded Systems Design
| Hi-index | 0.00 |
This paper presents a novel system performance analysis technique to support the design of custom communication architectures for System-on-Chip ICs. Our technique fills a gap in existing techniques for system-level performance analysis, which are either too slow to use in an iterative communication architecture design framework (e.g., simulation of the complete system), or are not accurate enough to drive the design of the communication architecture (e.g., techniques that perform a "static" analysis of the system performance).Our technique is based on a hybrid, trace-based performance analysis methodology where an initial co-simulation of the system is performed with the communication described in an abstract manner (e.g., as events or abstract data transfers). An abstract set of traces are extracted from the initial co-simulation that contain necessary and sufficient information about the computations and communications of the system components.The system designer then specifies a communication architecture by selecting a topology consisting of dedicated as well as shared communication channels (shared buses) interconnected by bridges, mapping the abstract communications to paths in the communication architecture, and finally customizing the protocol used for each channel. The traces extracted in the initial step are represented as a Communication Analysis Graph (CAG), and an analysis of the CAG provides an estimate of the system performance, as well as various statistics about the components and their communication. Experimental results indicate that our performance analysis technique achieves accuracy comparable to complete system simulation (an average error of 1:91%), while being over two orders of magnitude faster.