Error-control coding for computer systems
Error-control coding for computer systems
Optimized Synthesis of Concurrently Checked Controllers
IEEE Transactions on Computers
High-Performance Fault-Tolerant VLSI Systems Using Micro Rollback
IEEE Transactions on Computers
Fault Tolerance in VLSI Circuits
Computer
An efficient procedure for the synthesis of fast self-testable controller structures
ICCAD '94 Proceedings of the 1994 IEEE/ACM international conference on Computer-aided design
Database System Concepts
Concurrent Error Detection Using Monitoring Machines
IEEE Design & Test
Fast Controllers for Data Dominated Applications
EDTC '97 Proceedings of the 1997 European conference on Design and Test
Self recovering controller and datapath codesign
DATE '99 Proceedings of the conference on Design, automation and test in Europe
| Hi-index | 0.00 |
A fast fault-tolerant controller structure is presented, which is capable of recovering from transient faults by performing a rollback operation in hardware.The proposed fault-tolerant controller structure utilizes the rollback hardware also for system mode and this way achieves performance improvements of more than 50% compared to controller structures made fault tolerant by conventional techniques, while the hardware overhead is often negligible. The proposed approach is compatible with state-of-the-art methods for FSM decomposition, state encoding and logic synthesis.