A Flexible Path Selection Procedure for Path Delay Fault Testing

  • Authors:
  • Irith Pomeranz;Sudhakar M. Reddy

  • Affiliations:
  • -;-

  • Venue:
  • VTS '99 Proceedings of the 1999 17TH IEEE VLSI Test Symposium
  • Year:
  • 1999

Quantified Score

Hi-index 0.00

Visualization

Abstract

We describe a path selection procedure that selects target faults for path delay fault test generation. Since large numbers of path delay faults may be untestable, the proposed procedure does not select a fixed set of paths. Instead, it provides compactly represented subsets of paths, referred to as superpaths, and allows the test generation procedure to select one path out of each subset based on testability considerations.