Methodologies and Tools for Pipelined On-Chip Interconnect

Authors:
Affiliations:
Venue:
ICCD '02 Proceedings of the 2002 IEEE International Conference on Computer Design: VLSI in Computers and Processors (ICCD'02)
Year:
2002

Citing 0
Cited 13

Architecture-level synthesis for automatic interconnect pipelining

Proceedings of the 41st annual Design Automation Conference
Statistical timing analysis in sequential circuit for on-chip global interconnect pipelining

Proceedings of the 41st annual Design Automation Conference
NoC Synthesis Flow for Customized Domain Specific Multiprocessor Systems-on-Chip

IEEE Transactions on Parallel and Distributed Systems
Microarchitecture-aware floorplanning using a statistical design of experiments approach

Proceedings of the 42nd annual Design Automation Conference
A probabilistic analysis of pipelined global interconnect under process variations

ASP-DAC '06 Proceedings of the 2006 Asia and South Pacific Design Automation Conference
Wave-pipelined on-chip global interconnect

Proceedings of the 2005 Asia and South Pacific Design Automation Conference
On-Chip Communication Architectures: System on Chip Interconnect

On-Chip Communication Architectures: System on Chip Interconnect
Interactive presentation: Analysis of power consumption and BER of flip-flop based interconnect pipelining

Proceedings of the conference on Design, automation and test in Europe
Power consumption and BER of flip-flop inserted global interconnect

VLSI Design
SEU-Hardened Energy Recovery Pipelined Interconnects for On-Chip Networks

NOCS '08 Proceedings of the Second ACM/IEEE International Symposium on Networks-on-Chip
Distributed flit-buffer flow control for networks-on-chip

CODES+ISSS '08 Proceedings of the 6th IEEE/ACM/IFIP international conference on Hardware/Software codesign and system synthesis
Leveraging local intracore information to increase global performance in block-based design of systems-on-chip

IEEE Transactions on Computer-Aided Design of Integrated Circuits and Systems
SSMCB: low-power variation-tolerant source-synchronous multicycle bus

IEEE Transactions on Circuits and Systems Part I: Regular Papers

Quantified Score

Hi-index	0.00

Visualization

Abstract

As processes shrink, gate delay improves much faster than the delay in long wires. Therefore, the long wires increasingly determine the maximum clock rate, and hence performance, of more and more chips. One solution to this problem is to pipeline the global interconnect, enabling the whole chip to run at the speed of local operations. While known to work well, this optimization is seldom used because of practical difficulties - it is hard to change the RTL,test vectors become invalid, and it's hard to prove correctness of any changes. Here we look at some ways these difficulties could be overcome.