Architecture-level synthesis for automatic interconnect pipelining

Authors:
Jason Cong;Yiping Fan;Zhiru Zhang
Affiliations:
University of California, Los Angeles, CA;University of California, Los Angeles, CA;University of California, Los Angeles, CA
Venue:
Proceedings of the 41st annual Design Automation Conference
Year:
2004

Citing 11
Cited 6

Understanding retiming through maximum average-delay cycles

Proceedings of the 3rd ACM symposium on Parallel algorithms and architectures
Optimum and heuristic transformation techniques for simultaneous optimization of latency and throughput

IEEE Transactions on Very Large Scale Integration (VLSI) Systems
Methodology for repeater insertion management in the RTL, layout, floorplan and fullchip timing databases of the Itanium microprocessor

ISPD '00 Proceedings of the 2000 international symposium on Physical design
Integrated retiming and placement for field programmable gate arrays

FPGA '02 Proceedings of the 2002 ACM/SIGDA tenth international symposium on Field-programmable gate arrays
Architecture and synthesis for multi-cycle communication

Proceedings of the 2003 international symposium on Physical design
Concurrent flip-flop and repeater insertion for high performance integrated circuits

Proceedings of the 2002 IEEE/ACM international conference on Computer-aided design
Multilevel global placement with retiming

Proceedings of the 40th annual Design Automation Conference
Methodologies and Tools for Pipelined On-Chip Interconnect

ICCD '02 Proceedings of the 2002 IEEE International Conference on Computer Design: VLSI in Computers and Processors (ICCD'02)
Flip-Flop and Repeater Insertion for Early Interconnect Planning

Proceedings of the conference on Design, automation and test in Europe
Architectural Synthesis Integrated with Global Placement for Multi-Cycle Communication

Proceedings of the 2003 IEEE/ACM international conference on Computer-aided design
Architecture and synthesis for on-chip multicycle communication

IEEE Transactions on Computer-Aided Design of Integrated Circuits and Systems

Fast timing closure by interconnect criticality driven delay relaxation

ICCAD '05 Proceedings of the 2005 IEEE/ACM International conference on Computer-aided design
Interactive presentation: Analysis of power consumption and BER of flip-flop based interconnect pipelining

Proceedings of the conference on Design, automation and test in Europe
Power consumption and BER of flip-flop inserted global interconnect

VLSI Design
A multicycle communication architecture and synthesis flow for global interconnect resource sharing

Proceedings of the 2008 Asia and South Pacific Design Automation Conference
Simultaneous data transfer routing and scheduling for interconnect minimization in multicycle communication architecture

Proceedings of the 2009 Asia and South Pacific Design Automation Conference
CriAS: a performance-driven criticality-aware synthesis flow for on-chip multicycle communication architecture

Proceedings of the 2009 Asia and South Pacific Design Automation Conference

Quantified Score

Hi-index	0.00

Visualization

Abstract

For multi-gigahertz synchronous designs in nanometer technologies, multiple clock cycles are needed to cross the global interconnects, thus making it necessary to have pipelined global interconnects. In this paper we present an architecture-level synthesis solution to support automatic pipelining of on-chip interconnects. Specifically, we extend the recently proposed Regular Distributed Register (RDR) micro-architecture to support interconnect pipelining. We formulate a novel global interconnect sharing problem for global wiring minimization and show that it is polynomial time solvable by transformation to a special case of the real-time scheduling problem. Experimental results show that our approach matches or exceeds the RDR-based approach in performance, with a significant wiring reduction of 15% to 21%.