Grammar-based Hardware Synthesis of Data Communication Protocols

Authors:
Johnny OEberg;Anshul Kumar;Ahmed Royal
Affiliations:
Electronic Systems Design Laboratory, Royal Institute of Technology, ESDLab/KTH-Electrum, Electrum 229, S- 164 40 Kista, Sweden;Electronic Systems Design Laboratory, Royal Institute of Technology, ESDLab/KTH-Electrum, Electrum 229, S- 164 40 Kista, Sweden;Electronic Systems Design Laboratory, Royal Institute of Technology, ESDLab/KTH-Electrum, Electrum 229, S- 164 40 Kista, Sweden
Venue:
ISSS '96 Proceedings of the 9th international symposium on System synthesis
Year:
1996

Citing 5
Cited 15

Compilers: principles, techniques, and tools

Compilers: principles, techniques, and tools
Design and validation of computer protocols

Design and validation of computer protocols
Specification and design of embedded systems

Specification and design of embedded systems
System design methodologies: aiming at the 100 h design cycle

IEEE Transactions on Very Large Scale Integration (VLSI) Systems
SpecCharts: a VHDL front-end for embedded systems

IEEE Transactions on Computer-Aided Design of Integrated Circuits and Systems

Interface-based design

DAC '97 Proceedings of the 34th annual Design Automation Conference
Automatic synthesis of interfaces between incompatible protocols

DAC '98 Proceedings of the 35th annual Design Automation Conference
Automated composition of hardware components

DAC '98 Proceedings of the 35th annual Design Automation Conference
The rugby model: a conceptual frame for the study of modelling, analysis and synthesis concepts of electronic systems

DATE '99 Proceedings of the conference on Design, automation and test in Europe
Operating system sensitive device driver synthesis from implementation independent protocol specification

DATE '99 Proceedings of the conference on Design, automation and test in Europe
Incorporating multi-pass attribute grammars for the high-level synthesis of ASICs

SAC '98 Proceedings of the 1998 ACM symposium on Applied Computing
Communication architecture tuners: a methodology for the design of high-performance communication architectures for systems-on-chips

Proceedings of the 37th Annual Design Automation Conference
Scheduling of outputs in grammar-based hardware synthesis of data communication protocols

Proceedings of the conference on Design, automation and test in Europe
A novel synthesis technique for communication controller hardware from declarative data communication protocol specifications

Proceedings of the 39th annual Design Automation Conference
A Metamodel for Studying Concepts in Electronic System Design

IEEE Design & Test
Automatic Synthesis of Communication Controller Hardware from Protocol Specifications

IEEE Design & Test
References

SystemC
Synthesizing operating system based device drivers in embedded systems

Proceedings of the 1st IEEE/ACM/IFIP international conference on Hardware/software codesign and system synthesis
Wrapping of Soft IPs for Interface-based Design Using Heterogeneous Metaprogramming

Informatica
Highly-cited ideas in system codesign and synthesis

CODES+ISSS '08 Proceedings of the 6th IEEE/ACM/IFIP international conference on Hardware/Software codesign and system synthesis

Quantified Score

Hi-index	0.00

Visualization

Abstract

For a synthesis methodology to support implementation independent design specification, a capability for design space exploration is essential. In this paper we present such a methodology for a specific domain: data communication protocols. A natural way to specify various elements of protocols is in terms of a grammar annotated with actions. Our language for protocol specification, called PRO-GRAM, is based on this idea. The hardware specification of the protocol is done by specifying the bit-patterns of the tokens the protocol is supposed to parse together with the actual grammar to parse the input stream. By specifying constraints on the input and output stream ports, the designer is allowed to explore alternative realizations with different widths of the I/O ports. The PRO-GRAM compiler outputs VHDL-code suitable for Logic Synthesis.