ESP: a new standard cell placement package using simulated evolution
DAC '87 Proceedings of the 24th ACM/IEEE Design Automation Conference
Computers and Intractability: A Guide to the Theory of NP-Completeness
Computers and Intractability: A Guide to the Theory of NP-Completeness
A proper model for the partitioning of electrical circuits
DAC '72 Proceedings of the 9th Design Automation Workshop
A linear-time heuristic for improving network partitions
DAC '82 Proceedings of the 19th Design Automation Conference
Optimization by simulated evolution with applications to standard cell placement
DAC '90 Proceedings of the 27th ACM/IEEE Design Automation Conference
Stochastic evolution: a fast effective heuristic for some generic layout problems
DAC '90 Proceedings of the 27th ACM/IEEE Design Automation Conference
Synthesis of I/sub DDQ/-testable circuits: integrating built-in current sensors
EDTC '95 Proceedings of the 1995 European conference on Design and Test
VLSID '95 Proceedings of the 8th International Conference on VLSI Design
Evolutionary algorithms for the physical design of VLSI circuits
Advances in evolutionary computing
Total Power Optimization for Combinational Logic Using Genetic Algorithms
Journal of Signal Processing Systems
Hi-index | 0.00 |
In the design of application specific integrated circuits (ASIC), it is often required to partition a logic complex into smaller subcomplexes satisfying a number of constraints. Due to the complexity of the problem, most existing algorithms try to optimize on only one constraint. In this paper, we use the concept of evolution to derive a partitioning algorithm capable of handling a number of constraints. Our algorithm provides a uniform multi-way partitioning scheme, obtains good partitions, and has a fast execution time.