Total Power Optimization for Combinational Logic Using Genetic Algorithms

Authors:
Wei-Lun Hung;Yuan Xie;Narayanan Vijaykrishnan;Mahmut Kandemir;Mary Jane Irwin
Affiliations:
Computer Science and Engineering, The Pennsylvania State University, University Park, USA 16802;Computer Science and Engineering, The Pennsylvania State University, University Park, USA 16802;Computer Science and Engineering, The Pennsylvania State University, University Park, USA 16802;Computer Science and Engineering, The Pennsylvania State University, University Park, USA 16802;Computer Science and Engineering, The Pennsylvania State University, University Park, USA 16802
Venue:
Journal of Signal Processing Systems
Year:
2010

Citing 24
Cited 0

An evolution-based approach to partitioning ASIC systems

DAC '89 Proceedings of the 26th ACM/IEEE Design Automation Conference
Macro-cell and module placement by genetic adaptive search with bitmap-represented chromosome

Integration, the VLSI Journal
Clustered voltage scaling technique for low-power design

ISLPED '95 Proceedings of the 1995 international symposium on Low power design
Digital integrated circuits: a design perspective

Digital integrated circuits: a design perspective
Stand-by power minimization through simultaneous threshold voltage selection and circuit sizing

Proceedings of the 36th annual ACM/IEEE Design Automation Conference
Scaling of stack effect and its application for leakage reduction

ISLPED '01 Proceedings of the 2001 international symposium on Low power electronics and design
Total power optimization by simultaneous dual-Vt allocation and device sizing in high performance microprocessors

Proceedings of the 39th annual Design Automation Conference
Genetic Algorithms in Search, Optimization and Machine Learning

Genetic Algorithms in Search, Optimization and Machine Learning
A Study of Control Parameters Affecting Online Performance of Genetic Algorithms for Function Optimization

Proceedings of the 3rd International Conference on Genetic Algorithms
Methods for true power minimization

Proceedings of the 2002 IEEE/ACM international conference on Computer-aided design
Pushing ASIC performance in a power envelope

Proceedings of the 40th annual Design Automation Conference
Minimization of dynamic and static power through joint assignment of threshold voltages and sizing optimization

Proceedings of the 2003 international symposium on Low power electronics and design
Concurrent Sizing, Vdd and Vth Assignment for Low-Power Design

Proceedings of the conference on Design, automation and test in Europe - Volume 1
Simultaneous State, Vt and Tox Assignment for Total Standby Power Minimization

Proceedings of the conference on Design, automation and test in Europe - Volume 1
Total power optimization through simultaneously multiple-vDD multiple-vTH assignment and device sizing with stack forcing

Proceedings of the 2004 international symposium on Low power electronics and design
Level-Shifter Free Design of Low Power Dual Supply Voltage CMOS Circuits Using Dual Threshold Voltages

VLSID '05 Proceedings of the 18th International Conference on VLSI Design held jointly with 4th International Conference on Embedded Systems Design
Linear programming for sizing, Vth and Vdd assignment

ISLPED '05 Proceedings of the 2005 international symposium on Low power electronics and design
Minimizing total power by simultaneous Vdd/Vth assignment

ASP-DAC '03 Proceedings of the 2003 Asia and South Pacific Design Automation Conference
Integrated retiming and simultaneous Vdd/Vth scaling for total power minimization

Proceedings of the 2006 international symposium on Physical design
Gate level multiple supply voltage assignment algorithm for power optimization under timing constraint

IEEE Transactions on Very Large Scale Integration (VLSI) Systems
Power Optimization of Asynchronous Circuits through Simultaneous Vdd and Vth Assignment and Template Sizing

DSD '08 Proceedings of the 2008 11th EUROMICRO Conference on Digital System Design Architectures, Methods and Tools
Algorithms for minimizing standby power in deep submicrometer, dual-Vt CMOS circuits

IEEE Transactions on Computer-Aided Design of Integrated Circuits and Systems
Genetic Placement

IEEE Transactions on Computer-Aided Design of Integrated Circuits and Systems
General Methodology for Soft-Error-Aware Power Optimization Using Gate Sizing

IEEE Transactions on Computer-Aided Design of Integrated Circuits and Systems

Quantified Score

Hi-index	0.01

Visualization

Abstract

Power consumption is a top priority in high performance circuit design today. Many low power techniques have been proposed to tackle the ever serious, highly pressing power consumption problem, which is composed of both dynamic and static power in the nanometer era. The static power consumption nowadays receives even more attention than that of dynamic power consumption when technology scales below 100 nm. In order to mitigate the aggressive power consumption, various existing low power techniques are often used; however, they are often applied independently or combined with two or at most three different techniques together, and that is not sufficient to address the escalating power issue. In this paper, we present a power optimization framework for the minimization of total power consumption in combinational logic through multiple V dd assignment, multiple V th assignment, device sizing, and stack forcing, while maintaining performance requirements. These four power reduction techniques are properly encoded into the genetic algorithm and evaluated simultaneously. The overhead imposed by the insertion of level converters is also taken into account. The effectiveness of each power reduction mechanism is verified, as are the combinations of different approaches. Experimental results are presented for a number of 65 nm benchmark circuits that span typical circuit topologies, including inverter chains, SRAM decoders, multiplier, and a 32 bit carry adder. Our experiments show that the combination of four low power techniques is the effective way to achieve low power budget. The framework is general and can be easily extended to include other design-time low power techniques, such as multiple gate length or multiple gate oxide thickness.