Total power optimization through simultaneously multiple-vDD multiple-vTH assignment and device sizing with stack forcing

Authors:
W. Hung;Y. Xie;N. Vijaykrishnan;M. Kandemir;M. J. Irwin;Y. Tsai
Affiliations:
The Pennsylvania State University, University Park, PA;The Pennsylvania State University, University Park, PA;The Pennsylvania State University, University Park, PA;The Pennsylvania State University, University Park, PA;The Pennsylvania State University, University Park, PA;The Pennsylvania State University, University Park, PA
Venue:
Proceedings of the 2004 international symposium on Low power electronics and design
Year:
2004

Citing 15
Cited 12

Clustered voltage scaling technique for low-power design

ISLPED '95 Proceedings of the 1995 international symposium on Low power design
Digital integrated circuits: a design perspective

Digital integrated circuits: a design perspective
Stand-by power minimization through simultaneous threshold voltage selection and circuit sizing

Proceedings of the 36th annual ACM/IEEE Design Automation Conference
Scaling of stack effect and its application for leakage reduction

ISLPED '01 Proceedings of the 2001 international symposium on Low power electronics and design
Total power optimization by simultaneous dual-Vt allocation and device sizing in high performance microprocessors

Proceedings of the 39th annual Design Automation Conference
Genetic Algorithms in Search, Optimization and Machine Learning

Genetic Algorithms in Search, Optimization and Machine Learning
A Study of Control Parameters Affecting Online Performance of Genetic Algorithms for Function Optimization

Proceedings of the 3rd International Conference on Genetic Algorithms
Methods for true power minimization

Proceedings of the 2002 IEEE/ACM international conference on Computer-aided design
Pushing ASIC performance in a power envelope

Proceedings of the 40th annual Design Automation Conference
Combining Dual-Supply, Dual-Threshold and Transistor Sizing for Power Reduction

ICCD '02 Proceedings of the 2002 IEEE International Conference on Computer Design: VLSI in Computers and Processors (ICCD'02)
Minimization of dynamic and static power through joint assignment of threshold voltages and sizing optimization

Proceedings of the 2003 international symposium on Low power electronics and design
Concurrent Sizing, Vdd and Vth Assignment for Low-Power Design

Proceedings of the conference on Design, automation and test in Europe - Volume 1
Simultaneous State, Vt and Tox Assignment for Total Standby Power Minimization

Proceedings of the conference on Design, automation and test in Europe - Volume 1
Minimizing total power by simultaneous Vdd/Vth assignment

ASP-DAC '03 Proceedings of the 2003 Asia and South Pacific Design Automation Conference
Algorithms for minimizing standby power in deep submicrometer, dual-Vt CMOS circuits

IEEE Transactions on Computer-Aided Design of Integrated Circuits and Systems

Total power reduction in CMOS circuits via gate sizing and multiple threshold voltages

Proceedings of the 42nd annual Design Automation Conference
Power distribution techniques for dual VDD circuits

ASP-DAC '06 Proceedings of the 2006 Asia and South Pacific Design Automation Conference
Statistical leakage minimization through joint selection of gate sizes, gate lengths and threshold voltage

ASP-DAC '06 Proceedings of the 2006 Asia and South Pacific Design Automation Conference
Integrated retiming and simultaneous Vdd/Vth scaling for total power minimization

Proceedings of the 2006 international symposium on Physical design
LOTUS: Leakage Optimization under Timing Uncertainty for Standard-cell designs

ISQED '06 Proceedings of the 7th International Symposium on Quality Electronic Design
An evaluation of the impact of gate oxide tunneling on dual-Vt-based leakage reduction techniques

GLSVLSI '06 Proceedings of the 16th ACM Great Lakes symposium on VLSI
System-level power and thermal modeling and analysis by orthogonal polynomial based response surface approach (OPRS)

ICCAD '05 Proceedings of the 2005 IEEE/ACM International conference on Computer-aided design
Digital Circuit Optimization via Geometric Programming

Operations Research
Gate level multiple supply voltage assignment algorithm for power optimization under timing constraint

IEEE Transactions on Very Large Scale Integration (VLSI) Systems
Total Power Optimization for Combinational Logic Using Genetic Algorithms

Journal of Signal Processing Systems
Application of very fast simulated reannealing (VFSR) to low power design

SAMOS'05 Proceedings of the 5th international conference on Embedded Computer Systems: architectures, Modeling, and Simulation
Temperature aware datapath scheduling

PATMOS'05 Proceedings of the 15th international conference on Integrated Circuit and System Design: power and Timing Modeling, Optimization and Simulation

Quantified Score

Hi-index	0.00

Visualization

Abstract

In this paper, we present an algorithm for the minimization of total power consumption via multiple VDD assignment, multiple VTH assignment, device sizing and stack forcing, while maintaining performance requirements. These four power reduction techniques are properly encoded in genetic algorithm and evaluated simultaneously. The overhead imposed by the insertion of level converters is also taken into account. The effectiveness of each power reduction mechanism is verified, as are the combinations of different approaches. Experimental results are given for a number of 65 nm benchmark circuits that span typical circuit topologies, including inverter chains, SRAM decoders, multiplier and a 32bit carry adders. From the experimental results, we show that the combination of four low power techniques is the effective way to achieve low power budget.