Power-aware scheduling of conditional task graphs in real-time multiprocessor systems
Proceedings of the 2003 international symposium on Low power electronics and design
Proceedings of the conference on Design, automation and test in Europe - Volume 1
Iterative schedule optimization for voltage scalable distributed embedded systems
ACM Transactions on Embedded Computing Systems (TECS)
Dynamic adaptation for fault tolerance and power management in embedded real-time systems
ACM Transactions on Embedded Computing Systems (TECS)
An efficient voltage scaling algorithm for complex SoCs with few number of voltage modes
Proceedings of the 2004 international symposium on Low power electronics and design
Fast and efficient voltage scheduling by evolutionary slack distribution
Proceedings of the 2004 Asia and South Pacific Design Automation Conference
Scheduling and Mapping of Conditional Task Graphs for the Synthesis of Low Power Embedded Systems
DATE '03 Proceedings of the conference on Design, Automation and Test in Europe - Volume 1
DATE '03 Proceedings of the conference on Design, Automation and Test in Europe - Volume 1
ASP-DAC '03 Proceedings of the 2003 Asia and South Pacific Design Automation Conference
ICCAD '05 Proceedings of the 2005 IEEE/ACM International conference on Computer-aided design
Program Counter-Based Prediction Techniques for Dynamic Power Management
IEEE Transactions on Computers
Power optimizations for the MLCA using dynamic voltage scaling
SCOPES '05 Proceedings of the 2005 workshop on Software and compilers for embedded systems
Battery discharge aware energy feasibility analysis
CODES+ISSS '06 Proceedings of the 4th international conference on Hardware/software codesign and system synthesis
Journal of VLSI Signal Processing Systems
ACM Transactions on Design Automation of Electronic Systems (TODAES)
Three-dimensional multiprocessor system-on-chip thermal optimization
CODES+ISSS '07 Proceedings of the 5th IEEE/ACM international conference on Hardware/software codesign and system synthesis
ETAHM: an energy-aware task allocation algorithm for heterogeneous multiprocessor
Proceedings of the 45th annual Design Automation Conference
Power-Aware Real-Time Scheduling upon Dual CPU Type Multiprocessor Platforms
OPODIS '08 Proceedings of the 12th International Conference on Principles of Distributed Systems
HiPC'07 Proceedings of the 14th international conference on High performance computing
An energy-balanced task scheduling heuristic for heterogeneous wireless sensor networks
HiPC'08 Proceedings of the 15th international conference on High performance computing
Platform synthesis and partitioning of real-time tasks for energy efficiency
Journal of Systems Architecture: the EUROMICRO Journal
Near optimal and energy-efficient scheduling for hard real-time embedded systems
EUC'05 Proceedings of the 2005 international conference on Embedded and Ubiquitous Computing
Rolling-horizon scheduling for energy constrained distributed real-time embedded systems
Journal of Systems and Software
PATMOS'05 Proceedings of the 15th international conference on Integrated Circuit and System Design: power and Timing Modeling, Optimization and Simulation
Networks on chips: structure and design methodologies
Journal of Electrical and Computer Engineering - Special issue on Networks-on-Chip: Architectures, Design Methodologies, and Case Studies
Parallel genetic algorithms for DVS scheduling of distributed embedded systems
HPCC'07 Proceedings of the Third international conference on High Performance Computing and Communications
Multi-objective energy aware multiprocessor scheduling using bat intelligence
Journal of Intelligent Manufacturing
UCC '13 Proceedings of the 2013 IEEE/ACM 6th International Conference on Utility and Cloud Computing
| Hi-index | 0.00 |
In this paper, we present an efficient two-step iterative synthesisapproach for distributed embedded systems containing dynamicvoltage scalable processing elements (DVS-PEs), basedon genetic algorithms. The approach partitions, schedules, andvoltage scales multi-rate specifications given as task graphswith multiple deadlines. A distinguishing feature of the proposedsynthesis is the utilisation of a generalised DVS method.In contrast to previous techniques, which "simply" exploitavailable slack time, this generalised technique additionallyconsiders the PE power profile during a refined voltage selectionto further increase the energy savings. Extensive experimentsare conducted to demonstrate the efficiency of the proposedapproach. We report up to 43.2% higher energy reductionscompared to previous DVS scheduling approaches basedon constructive techniques and total energy savings of up to82.9% for mapping and scheduling optimised DVS systems.