Journal of Electronic Testing: Theory and Applications
Laerte++: an object oriented high-level TPG for systemC designs
Languages for system specification
Functional Verification of Networked Embedded Systems
ISQED '05 Proceedings of the 6th International Symposium on Quality of Electronic Design
Constraint extraction for pseudo-functional scan-based delay testing
Proceedings of the 2005 Asia and South Pacific Design Automation Conference
Simulation-Based Functional Test Generation for Embedded Processors
IEEE Transactions on Computers
Electronic Notes in Theoretical Computer Science (ENTCS)
Testing diagnostics of modern microprocessors with the use of functional models
Automation and Remote Control
Identifying Untestable Faults in Sequential Circuits Using Test Path Constraints
Journal of Electronic Testing: Theory and Applications
Hi-index | 0.00 |
Test sets for path delay faults in circuits with largenumbers of paths are typically generated for path delayfaults associated with the longest circuit paths. We showthat such test sets may not detect faults associated with thenext-to-longest paths. This may lead to undetected failuressince shorter paths may fail without any of the longestpaths failing. In addition, paths that appear to be shortermay actually be longer than the longest paths if the procedureused for estimating path length is inaccurate. Wepropose a test enrichment procedure that increasessignificantly the number of faults associated with thenext-to-longest paths that are detected by a (compact) testset. This is achieved by allowing the underlying test generationprocedure the flexibility of detecting or not detect-ingthe faults associated with the next-to-longest paths.Faults associated with next-to-longest paths are detectedwithout increasing the number of tests beyond thatrequired to detect the faults associated with the longestpaths. The proposed procedure thus improves the qualityof the test set without increasing its size.