Multibit Correcting Data Interface for Fault-Tolerant Systems
IEEE Transactions on Computers
Proceedings of the 15th symposium on Integrated circuits and systems design
Injecting Multiple Upsets in a SEU Tolerant 8051 Micro-Controller
IOLTW '02 Proceedings of the Proceedings of The Eighth IEEE International On-Line Testing Workshop (IOLTW'02)
Designing and testing fault-tolerant techniques for SRAM-based FPGAs
Proceedings of the 1st conference on Computing frontiers
Mitigating soft error failures for multimedia applications by selective data protection
CASES '06 Proceedings of the 2006 international conference on Compilers, architecture and synthesis for embedded systems
Mitigating Soft Errors in SRAM Address Decoders Using Built-in Current Sensors
Journal of Electronic Testing: Theory and Applications
Efficient error detection codes for multiple-bit upset correction in SRAMs with BICS
ACM Transactions on Design Automation of Electronic Systems (TODAES)
Adopting the Drowsy Technique for Instruction Caches: A Soft Error Perspective
IEICE Transactions on Fundamentals of Electronics, Communications and Computer Sciences
Using strong conflicts to detect quality issues in component-based complex systems
Proceedings of the 3rd India software engineering conference
TEAA'06 Proceedings of the 2nd international conference on Trends in enterprise application architecture
Redundant Residue Number System Code for Fault-Tolerant Hybrid Memories
ACM Journal on Emerging Technologies in Computing Systems (JETC)
New Mix codes for multiple bit upsets mitigation in fault-secure memories
Microelectronics Journal
Matrix codes for reliable and cost efficient memory chips
IEEE Transactions on Very Large Scale Integration (VLSI) Systems
| Hi-index | 0.00 |