Low-power weighted pseudo-random BIST using special scan cells

Authors:
Shalini Ghosh;Eric MacDonald;Sugato Basu;Nur A. Touba
Affiliations:
University of Texas at Austin, Austin, Texas;University of Texas at El Paso, El Paso, Texas;University of Texas at Austin, Austin, Texas;University of Texas at Austin, Austin, Texas
Venue:
Proceedings of the 14th ACM Great Lakes symposium on VLSI
Year:
2004

Citing 11
Cited 0

DS-LFSR: A New BIST TPG for Low Heat Dissipation

Proceedings of the IEEE International Test Conference
Fixed-Biased Pseudorandom Built-In Self-Test for Random-Pattern-Resistant Circuits

Proceedings of the IEEE International Test Conference on TEST: The Next 25 Years
Test vector encoding using partial LFSR reseeding

Proceedings of the IEEE International Test Conference 2001
Circuit Partitioning for Low Power BIST Design with Minimized Peak Power Consumption

ATS '99 Proceedings of the 8th Asian Test Symposium
A Test Vector Inhibiting Technique for Low Energy BIST Design

VTS '99 Proceedings of the 1999 17TH IEEE VLSI Test Symposium
Static Compaction Techniques to Control Scan Vector Power Dissipation

VTS '00 Proceedings of the 18th IEEE VLSI Test Symposium
Generation of Low Power Dissipation and High Fault Coverage Patterns for Scan-Based BIST

ITC '02 Proceedings of the 2002 IEEE International Test Conference
A Modified Clock Scheme for a Low Power BIST Test Pattern Generator

VTS '01 Proceedings of the 19th IEEE VLSI Test Symposium
Hybrid BIST Based on Weighted Pseudo-Random Testing: A New Test Resource Partitioning Scheme

VTS '01 Proceedings of the 19th IEEE VLSI Test Symposium
LT-RTPG: A New Test-Per-Scan BIST TPG for Low Heat Dissipation

ITC '99 Proceedings of the 1999 IEEE International Test Conference
Minimized Power Consumption For Scan-Based Bist

ITC '99 Proceedings of the 1999 IEEE International Test Conference

Quantified Score

Hi-index	0.00

Visualization

Abstract

In this paper, a technique for weighted pseudo-random built-in self-test (BIST) of VLSI circuits is proposed, which uses special scan cells and a new weight selection algorithm to achieve low power dissipation. It is based on weighted pseudo-random scan testing in which only 3 weight values are used - 2 fixed values (0 or 1) and 1 random value (0.5). A new weight selection algorithm is used to select a set of weights that achieves high fault coverage while reducing power. The idea is to minimize power by careful selection of the set of scan cells having fixed values (0 or 1) in order to reduce switching activity. To implement this in hardware, a new scan cell design is proposed that can do scan and capture in the normal mode as well as fixed-bit mode. The new scan cell hardware increases the area of a typical circuit by less than 4%, but reduces power by as much as 96%, as indicated in experiments performed on benchmark circuits.