Multi-Objective Optimization Using Evolutionary Algorithms
Multi-Objective Optimization Using Evolutionary Algorithms
Parasitic-aware design and optimization of a fully integrated CMOS wideband amplifier
ASP-DAC '03 Proceedings of the 2003 Asia and South Pacific Design Automation Conference
Muiltiobjective optimization using nondominated sorting in genetic algorithms
Evolutionary Computation
CYCLONE: automated design and layout of RF LC-oscillators
IEEE Transactions on Computer-Aided Design of Integrated Circuits and Systems
Phase-locked loop synthesis using hierarchical divide-and-conquer multi-optimization
Proceedings of the 2005 Asia and South Pacific Design Automation Conference
Simulation-based reusable posynomial models for MOS transistor parameters
Proceedings of the conference on Design, automation and test in Europe
COSMO: a correlation sensitive mutation operator for multi-objective optimization
Proceedings of the 9th annual conference on Genetic and evolutionary computation
Unified P4 (power-performance-process-parasitic) fast optimization of a Nano-CMOS VCO
Proceedings of the 19th ACM Great Lakes symposium on VLSI
IWANN '09 Proceedings of the 10th International Work-Conference on Artificial Neural Networks: Part II: Distributed Computing, Artificial Intelligence, Bioinformatics, Soft Computing, and Ambient Assisted Living
Design of parasitic and process-variation aware nano-CMOS RF circuits: a VCO case study
IEEE Transactions on Very Large Scale Integration (VLSI) Systems
Evolving agent behavior in multiobjective domains using fitness-based shaping
Proceedings of the 12th annual conference on Genetic and evolutionary computation
Context-dependent transformation of Pareto-optimal performance fronts of operational amplifiers
Analog Integrated Circuits and Signal Processing
Hi-index | 0.00 |
A parasitic-aware RF synthesis tool based on a non-dominated sorting genetic algorithm (NSGA) is introduced. The NSGA-based optimizer casts the design problem as a mulit-objective optimization problem and offers multiple solutions along the Pareto optimal front. Monte-Carlo simulations are then performed to efficiently assess sensitivity at solution points with respect to process, voltage, and temperature (PVT) variations. An example design of a 10mW 5GHz voltage-controlled oscillator (VCO) in 250nm SiGe BiCMOS achieves a 12% tuning range with a phase noise of - 133dBc/Hz at 3MHz offset. The Figure-of-Merit (FOM) is 188dBc/Hz and power-frequency-tuning normalized FOM (PFTN-FOM) is -4dB.