Optimal design of high fan-in multiplexers via mixed-integer nonlinear programming

Authors:
Hsu-Wei Huang;Cheng-Yeh Wang;Jing-Yang Jou
Affiliations:
National Chiao Tung University, Hsinchu, Taiwan, R.O.C.;National Chiao Tung University, Hsinchu, Taiwan, R.O.C.;National Chiao Tung University, Hsinchu, Taiwan, R.O.C.
Venue:
Proceedings of the 2004 Asia and South Pacific Design Automation Conference
Year:
2004

Citing 7
Cited 0

Principles of CMOS VLSI design: a systems perspective

Principles of CMOS VLSI design: a systems perspective
Digital integrated circuits: a design perspective

Digital integrated circuits: a design perspective
Microelectronics: an integrated approach

Microelectronics: an integrated approach
Convex delay models for transistor sizing

Proceedings of the 37th Annual Design Automation Conference
CMOS Digital Integrated Circuits Analysis & Design

CMOS Digital Integrated Circuits Analysis & Design
A new class of convex functions for delay modeling and its application to the transistor sizing problem [CMOS gates]

IEEE Transactions on Computer-Aided Design of Integrated Circuits and Systems
On the design of fast large fan-in CMOS multiplexers

IEEE Transactions on Computer-Aided Design of Integrated Circuits and Systems

Quantified Score

Hi-index	0.00

Visualization

Abstract

In this paper, a novel strategy for designing the heterogeneous-tree multiplexer is proposed. We build the multiplexer delay model by curve fitting and then formulate the heterogeneous-tree multiplexer design problem as a special type of optimization problem called mixed-integer nonlinear programming (MINLP). A new design parameter, the switch size in each stage, is introduced to improve the speed of the heterogeneous-tree multiplexer. The proposed strategy can determine the multiplexer architecture and the switch size in each stage simulataneously. Three optimization methods are provided to synthesize the heterogeneous-tree multiplexer according to the design specifications.