Design and Analysis of a Programmable Single-Chip Architecture for DVB-T Base-Band Receiver

Authors:
Chengzhi Pan;Nader Bagherzadeh;Amir Hosein Kamalizad;Arezou Koohi
Affiliations:
University of California at Irvine;University of California at Irvine;University of California at Irvine;University of California at Irvine
Venue:
DATE '03 Proceedings of the conference on Design, Automation and Test in Europe - Volume 1
Year:
2003

Citing 4
Cited 6

MorphoSys: An Integrated Reconfigurable System for Data-Parallel and Computation-Intensive Applications

IEEE Transactions on Computers
Design and Implementation of the MorphoSys Reconfigurable ComputingProcessor

Journal of VLSI Signal Processing Systems - Special issue on VLSI on custom computing technology
Two-Dimensional Pilot-Symbol-Aided Channel Estimation by Wiener Filtering

ICASSP '97 Proceedings of the 1997 IEEE International Conference on Acoustics, Speech, and Signal Processing (ICASSP '97)-Volume 3 - Volume 3
An area-efficient pipelined VLSI architecture for decoding of Reed-Solomon codes based on a time-domain algorithm

IEEE Transactions on Circuits and Systems for Video Technology

A fast parallel reed-solomon decoder on a reconfigurable architecture

Proceedings of the 1st IEEE/ACM/IFIP international conference on Hardware/software codesign and system synthesis
MaRS: a macro-pipelined reconfigurable system

Proceedings of the 1st conference on Computing frontiers
Optimizing compiler for shared-memory multiple SIMD architecture

Proceedings of the 2006 ACM SIGPLAN/SIGBED conference on Language, compilers, and tool support for embedded systems
A reconfigurable application specific instruction set processor for convolutional and turbo decoding in a SDR environment

Proceedings of the conference on Design, automation and test in Europe
A reconfigurable ASIP for convolutional and turbo decoding in an SDR environment

IEEE Transactions on Very Large Scale Integration (VLSI) Systems
On chip interconnects for multiprocessor turbo decoding architectures

Microprocessors & Microsystems

Quantified Score

Hi-index	0.00

Visualization

Abstract

This work treats the design and analysis of a programmable (or reconfigurable) DSP-domain-specific architecture called MorphoSys, upon which worldýs first single-chip software solution for DVB-T base-band receiver can be implemented. Based on the first version of MorphoSys, many modifications have been made to improve greatly both computation power and data movement efficiency. Sequential codes and SIMD codes can be parallelized; temporal granularity adjustment boosts up performance up to 4 times; numerous different types of data movement can be accelerated 8 to 64 times faster than sequential movement. As a complicated (21GOPS) and typical communication system, DVB-T base-band receiver is designed with low performance loss and mapped onto MorphoSys architecture (28GOPS). This solidly contributes to the software defined radio development.