Statistical Modeling of Pipeline Delay and Design of Pipeline under Process Variation to Enhance Yield in sub-100nm Technologies

Authors:
Animesh Datta;Swarup Bhunia;Saibal Mukhopadhyay;Nilanjan Banerjee;Kaushik Roy
Affiliations:
Purdue University, West Lafayette, IN;Purdue University, West Lafayette, IN;Purdue University, West Lafayette, IN;Purdue University, West Lafayette, IN;Purdue University, West Lafayette, IN
Venue:
Proceedings of the conference on Design, Automation and Test in Europe - Volume 2
Year:
2005

Citing 4
Cited 7

Gate sizing using a statistical delay model

DATE '00 Proceedings of the conference on Design, automation and test in Europe
Computer architecture: a quantitative approach

Computer architecture: a quantitative approach
Parameter variations and impact on circuits and microarchitecture

Proceedings of the 40th annual Design Automation Conference
Novel sizing algorithm for yield improvement under process variation in nanometer technology

Proceedings of the 41st annual Design Automation Conference

Microarchitecture parameter selection to optimize system performance under process variation

Proceedings of the 2006 IEEE/ACM international conference on Computer-aided design
Automated design of self-adjusting pipelines

Proceedings of the 45th annual Design Automation Conference
Profit aware circuit design under process variations considering speed binning

IEEE Transactions on Very Large Scale Integration (VLSI) Systems
Tolerating process variations in large, set-associative caches: The buddy cache

ACM Transactions on Architecture and Code Optimization (TACO)
Process variation-aware routing in NoC based multicores

Proceedings of the 48th Design Automation Conference
Variability-aware design of energy-delay optimal linear pipelines operating in the near-threshold regime and above

Proceedings of the 23rd ACM international conference on Great lakes symposium on VLSI
Profit maximization through process variation aware high level synthesis with speed binning

Proceedings of the Conference on Design, Automation and Test in Europe

Quantified Score

Hi-index	0.00

Visualization

Abstract

Operating frequency of a pipelined circuit is determined by the delay of the slowest pipeline stage. However, under statistical delay variation in sub-100nm technology regime, the slowest stage is not readily identifiable and the estimation of the pipeline yield with respect to a target delay is a challenging problem. We have proposed analytical models to estimate yield for a pipelined design based on delay distributions of individual pipe stages. Using the proposed models, we have shown that change in logic depth and imbalance between the stage delays can improve the yield of a pipeline. A statistical methodology has been developed to optimally design a pipeline circuit for enhancing yield. Optimization results show that, proper imbalance among the stage delays in a pipeline improves design yield by 9% for the same area and performance (and area reduction by about 8.4% under a yield constraint) over a balanced design.