Power analysis of embedded software: a first step towards software power minimization
IEEE Transactions on Very Large Scale Integration (VLSI) Systems - Special issue on low-power design
Trace-driven system-level power evaluation of system-on-a-chip peripheral cores
Proceedings of the 2001 Asia and South Pacific Design Automation Conference
High-Level Power Analysis and Optimization
High-Level Power Analysis and Optimization
IEEE Transactions on Very Large Scale Integration (VLSI) Systems
Parameter variations and impact on circuits and microarchitecture
Proceedings of the 40th annual Design Automation Conference
Efficient RTL Power Estimation for Large Designs
VLSID '03 Proceedings of the 16th International Conference on VLSI Design
Proceedings of the 2004 international symposium on Low power electronics and design
Hi-index | 0.00 |
This paper presents a system level methodology for analyzing leakage power in the early stages of a system design. The assessment of leakage takes into accounts the simultaneous effect of threshold-voltage (Vt), oxide thickness (tox), device width (W), the inputs applied and statistical process variations. The approach has been validated by applying it to the design of a digital signal processing system. The results indicate that our power estimation technique is within 10% of SPICE, with the benefit of executing 15X faster.