Using if-then-else DAGs for multi-level logic minimization

  • Authors:
  • Kevin Karplus

  • Affiliations:
  • -

  • Venue:
  • Proceedings of the decennial Caltech conference on VLSI on Advanced research in VLSI
  • Year:
  • 1989

Quantified Score

Hi-index 0.00

Visualization

Abstract