Toward a dataflow/von Neumann hybrid architecture
ISCA '88 Proceedings of the 15th Annual International Symposium on Computer architecture
Configurable hardware: a new paradigm for computation
Proceedings of the decennial Caltech conference on VLSI on Advanced research in VLSI
Lazy dynamic-programming can be eager
Information Processing Letters
Computing
Static and Dynamic Configurable Systems
IEEE Transactions on Computers
The GRD Chip: Genetic Reconfiguration of DSPs for Neural Network Processing
IEEE Transactions on Computers
IEEE Transactions on Computers
Communications of the ACM
Reconfigurable computing: a survey of systems and software
ACM Computing Surveys (CSUR)
A Code Mapping Scheme for Dataflow Software Pipelining
A Code Mapping Scheme for Dataflow Software Pipelining
The Garp Architecture and C Compiler
Computer
A preliminary architecture for a basic data-flow processor
ISCA '75 Proceedings of the 2nd annual symposium on Computer architecture
CODACS Project: A Demand-Data Driven Reconfigurable Architecture (Research Note)
Euro-Par '02 Proceedings of the 8th International Euro-Par Conference on Parallel Processing
Two Fundamental Limits on Dataflow Multiprocessing
PACT '93 Proceedings of the IFIP WG10.3. Working Conference on Architectures and Compilation Techniques for Fine and Medium Grain Parallelism
The Realities of Parallel Processing and Dataflow's Role in It: Lessons from the NASA HPCC Program
PACT '93 Proceedings of the IFIP WG10.3. Working Conference on Architectures and Compilation Techniques for Fine and Medium Grain Parallelism
Comparing Parallel Functional Languages: Programming and Performance
Higher-Order and Symbolic Computation
A Survey of Proposed Architectures for the Execution of Functional Languages
IEEE Transactions on Computers
D3AS project: a different approach to the manycore challenges
Proceedings of the 9th conference on Computing Frontiers
| Hi-index | 0.00 |
CODACS (COnfigurable DAtaflow Computing System) project target is to realize a high performance reconfigurable computing system demonstrator able to directly execute in hardware dataflow graphs generated compiling programs written in CHIARA language. In this paper we present the reconfigurable environment and how it executes chunks of a dataflow graph produced by CHIARA compiler. This environment, which is transparent to the user, consists of a set of processing elements called platformprocessors. Each platform-processor, based on the static dataflow model, is created by a set of identical Computing Units (CUs) and a reconfigurable interconnect. While CUs execute any elementary operator of the language, implement the actor described in the homogeneous High-Level Dataflow System model, and act according to the model firing rules, the reconfigurable interconnect allows to execute dataflow graphs directly in hardware. Furthermore, thanks to the homogeneous actor I/O conditions (one output and two input links) of the model, a one-to-one mapping between dataflow actors of the model and CUs occurs in a straightforward manner. Consequently, the platformprocessor executes dataflow graphs without: a) using memory to store partial results when data tokens flow from a CU to another; b) generating control tokens during this computation so that graph executions can happen in a completely asynchronous manner. However, synchronizing CUs activities, the platform-processor architecture also allows the execution of pipeline operations.