Intra-task scenario-aware voltage scheduling

Authors:
Stefan Valentin Gheorghita;Twan Basten;Henk Corporaal
Affiliations:
Eindhoven University of Technology;Eindhoven University of Technology;Eindhoven University of Technology
Venue:
Proceedings of the 2005 international conference on Compilers, architectures and synthesis for embedded systems
Year:
2005

Citing 13
Cited 13

Reasoning About Time in Higher-Level Language Software

IEEE Transactions on Software Engineering
Voltage scheduling problem for dynamically variable voltage processors

ISLPED '98 Proceedings of the 1998 international symposium on Low power electronics and design
Low-power task scheduling for multiple devices

CODES '00 Proceedings of the eighth international workshop on Hardware/software codesign
Run-time voltage hopping for low-power real-time systems

Proceedings of the 37th Annual Design Automation Conference
Real-time properties of indirect recursive procedures

Information and Computation
Low power system scheduling and synthesis

Proceedings of the 2001 IEEE/ACM international conference on Computer-aided design
Intra-Task Voltage Scheduling for Low-Energy, Hard Real-Time Applications

IEEE Design & Test
Profile-Based Dynamic Voltage Scheduling Using Program Checkpoints

Proceedings of the conference on Design, automation and test in Europe
Profile-based optimal intra-task voltage scheduling for hard real-time applications

Proceedings of the 41st annual Design Automation Conference
Feedback EDF Scheduling Exploiting Dynamic Voltage Scaling

RTAS '04 Proceedings of the 10th IEEE Real-Time and Embedded Technology and Applications Symposium
Quasi-Static Voltage Scaling for Energy Minimization with Time Constraints

Proceedings of the conference on Design, Automation and Test in Europe - Volume 1
Automatic scenario detection for improved WCET estimation

Proceedings of the 42nd annual Design Automation Conference
Optimizing intra-task voltage scheduling using data flow analysis

Proceedings of the 2005 Asia and South Pacific Design Automation Conference

Resource prediction for media stream decoding

Proceedings of the conference on Design, automation and test in Europe
Middleware design optimization of wireless protocols based on the exploitation of dynamic input patterns

Proceedings of the conference on Design, automation and test in Europe
Enabling run-time memory data transfer optimizations at the system level with automated extraction of embedded software metadata information

Proceedings of the 2008 Asia and South Pacific Design Automation Conference
Scenario selection and prediction for DVS-aware scheduling of multimedia applications

Journal of Signal Processing Systems - Special Issue: Embedded computing systems for DSP
System-scenario-based design of dynamic embedded systems

ACM Transactions on Design Automation of Electronic Systems (TODAES)
Direct memory access usage optimization in network applications for reduced memory latency and energy consumption

Journal of Embedded Computing - PATMOS 2007 selected papers on low power electronics
Software metadata: Systematic characterization of the memory behaviour of dynamic applications

Journal of Systems and Software
Exploiting intra-task slack time of load operations for DVFS in hard real-time multi-core systems

ACM SIGBED Review - Work-in-Progress (WiP) Session of the 23rd Euromicro Conference on Real-Time Systems (ECRTS 2011)
Exploiting video stream similarity for energy-efficient decoding

MMM'07 Proceedings of the 13th International conference on Multimedia Modeling - Volume Part II
Exploiting media stream similarity for energy-efficient decoding and resource prediction

ACM Transactions on Embedded Computing Systems (TECS)
Direct memory access optimization in wireless terminals for reduced memory latency and energy consumption

PATMOS'07 Proceedings of the 17th international conference on Integrated Circuit and System Design: power and timing modeling, optimization and simulation
Analysis of multi-domain scenarios for optimized dynamic power management strategies

DATE '12 Proceedings of the Conference on Design, Automation and Test in Europe
System scenarios-based architecture level exploration of SDR application using a network-on-chip simulation framework

Microprocessors & Microsystems

Quantified Score

Hi-index	0.00

Visualization

Abstract

Modern embedded applications usually have real-time constraints and they have requirements for low energy consumption. At system level, intra-task dynamic voltage scaling (DVS) is one of the most effective techniques for energy reduction. It changes the processor's supply voltage and clock frequency to the lowest level that still allows the real-time constraints to be met. In this paper, we present how intra-task scenarios, which capture correlations between different parts of the application, can be applied on top of existing DVS techniques, making them more effective. Furthermore, we extend our method for automatic discovery of scenarios and adapt it to the DVS requirements. We show that, by augmenting an existing DVS method with scenarios, the average energy consumption of two real-life benchmarks is reduced with 14% to 52%.