Physical resource binding for a Coarse-Grain reconfigurable array using evolutionary algorithms

Authors:
Fred Ma;John P. Knight;Calvin Plett
Affiliations:
Department of Electronics, Carleton University, Ottawa, ON K1S 5B6, Canada;Department of Electronics, Carleton University, Ottawa, ON K1S 5B6, Canada;Department of Electronics, Carleton University, Ottawa, ON K1S 5B6, Canada
Venue:
IEEE Transactions on Very Large Scale Integration (VLSI) Systems
Year:
2005

Citing 18
Cited 0

PathFinder: a negotiation-based performance-driven router for FPGAs

FPGA '95 Proceedings of the 1995 ACM third international symposium on Field-programmable gate arrays
A datapath synthesis system for the reconfigurable datapath architecture

ASP-DAC '95 Proceedings of the 1995 Asia and South Pacific Design Automation Conference
Digital signal processing (3rd ed.): principles, algorithms, and applications

Digital signal processing (3rd ed.): principles, algorithms, and applications
Genetic algorithms + data structures = evolution programs (3rd ed.)

Genetic algorithms + data structures = evolution programs (3rd ed.)
Fast module mapping and placement for datapaths in FPGAs

FPGA '98 Proceedings of the 1998 ACM/SIGDA sixth international symposium on Field programmable gate arrays
MorphoSys: An Integrated Reconfigurable System for Data-Parallel and Computation-Intensive Applications

IEEE Transactions on Computers
Re-configurable computing in wireless

Proceedings of the 38th annual Design Automation Conference
Mapping a Single Assignment Programming Language to Reconfigurable Systems

The Journal of Supercomputing
Genetic Algorithms in Search, Optimization and Machine Learning

Genetic Algorithms in Search, Optimization and Machine Learning
Genetic Algorithms

Genetic Algorithms
A stream compiler for communication-exposed architectures

Proceedings of the 10th international conference on Architectural support for programming languages and operating systems
PipeRoute: a pipelining-aware router for FPGAs

FPGA '03 Proceedings of the 2003 ACM/SIGDA eleventh international symposium on Field programmable gate arrays
Compilation Approach for Coarse-Grained Reconfigurable Architectures

IEEE Design & Test
Contemporary Evolution Strategies

Proceedings of the Third European Conference on Advances in Artificial Life
Mapping Applications onto Reconfigurable Kress Arrays

FPL '99 Proceedings of the 9th International Workshop on Field-Programmable Logic and Applications
RaPiD - Reconfigurable Pipelined Datapath

FPL '96 Proceedings of the 6th International Workshop on Field-Programmable Logic, Smart Applications, New Paradigms and Compilers
Automatic compilation to a coarse-grained reconfigurable system-opn-chip

ACM Transactions on Embedded Computing Systems (TECS)
Evaluation of the Raw Microprocessor: An Exposed-Wire-Delay Architecture for ILP and Streams

Proceedings of the 31st annual international symposium on Computer architecture

Quantified Score

Hi-index	0.00

Visualization

Abstract

One of the challenges of designing for coarse-grain reconfigurable arrays is the need for mature tools. This is especially important because of the heterogeneity of the larger, more predefined (and hence more specialized) array elements. This work describes the use of a genetic algorithm (GA) to automate the physical binding phase of kernel design. We identify the generalizable features of an example platform and discuss suitable ways to harness the binding problem to a GA search engine.