Parallel interleaver design and VLSI architecture for low-latency MAP turbo decoders

Authors:
Rostislav Dobkin;Michael Peleg;Ran Ginosar
Affiliations:
Electrical Engineering Department, Technion--Israel Institute of Technology, Haifa 32000, Israel;Electrical Engineering Department, Technion--Israel Institute of Technology, Haifa 32000, Israel;Electrical Engineering Department, Technion--Israel Institute of Technology, Haifa 32000, Israel
Venue:
IEEE Transactions on Very Large Scale Integration (VLSI) Systems
Year:
2005

Citing 3
Cited 8

VLSI architectures for turbo codes

IEEE Transactions on Very Large Scale Integration (VLSI) Systems
Turbo Coding

Turbo Coding
Area-efficient high-speed decoding schemes for turbo decoders

IEEE Transactions on Very Large Scale Integration (VLSI) Systems

A parallel pruned bit-reversal interleaver

IEEE Transactions on Very Large Scale Integration (VLSI) Systems
Memory Conflict Analysis and Implementation of a Re-configurable Interleaver Architecture Supporting Unified Parallel Turbo Decoding

Journal of Signal Processing Systems
An energy-efficient error correction scheme for IEEE 802.15.4 wireless sensor networks

IEEE Transactions on Circuits and Systems II: Express Briefs
Towards radix-4, parallel interleaver design to support high-throughput turbo decoding for re-configurability

Sarnoff'10 Proceedings of the 33rd IEEE conference on Sarnoff
Parallel interleavers through optimized memory address remapping

IEEE Transactions on Very Large Scale Integration (VLSI) Systems
Turbo NOC: a framework for the design of network-on-chip-based turbo decoder architectures

IEEE Transactions on Circuits and Systems Part I: Regular Papers
On chip interconnects for multiprocessor turbo decoding architectures

Microprocessors & Microsystems
Design and implementation of a linear feedback shift register interleaver for turbo decoding

VDAT'12 Proceedings of the 16th international conference on Progress in VLSI Design and Test

Quantified Score

Hi-index	0.00

Visualization

Abstract

Standard VLSI implementations of turbo decoding require substantial memory and incur a long latency, which cannot be tolerated in some applications. A parallel VLSI architecture for low-latency turbo decoding, comprising multiple single-input single-output (SISO) elements, operating jointly on one turbo-coded block, is presented and compared to sequential architectures. A parallel interleaver is essential to process multiple concurrent SISO outputs. A novel parallel interleaver and an algorithm for its design are presented, achieving the same error correction performance as the standard architecture. Latency is reduced up to 20 times and throughput for large blocks is increased up to six-fold relative to sequential decoders, using the same silicon area, and achieving a very high coding gain. The parallel architecture scales favorably: latency and throughput are improved with increased block size and chip area.