Implementation of the super-systolic array for convolution

Authors:
Jae-Jin Lee;Gi-Yong Song
Affiliations:
Chungbuk National University, Cheongju Chungbuk, Korea;Chungbuk National University, Cheongju Chungbuk, Korea
Venue:
ASP-DAC '03 Proceedings of the 2003 Asia and South Pacific Design Automation Conference
Year:
2003

Citing 6
Cited 3

Regular interactive algorithms and their implementations on processor arrays

Regular interactive algorithms and their implementations on processor arrays
VLSI array processors

VLSI array processors
VHDL: coding and logic synthesis with SYNOPSYS

VHDL: coding and logic synthesis with SYNOPSYS
Digital Systems Design with VHDL and Synthesis

Digital Systems Design with VHDL and Synthesis
VHDL Modeling for Digital Design Synthesis

VHDL Modeling for Digital Design Synthesis
General-Purpose Systolic Arrays

Computer

Design of an application-specific PLD architecture

Proceedings of the 2005 Asia and South Pacific Design Automation Conference
Towards real time implementation of reconstructive signal processing algorithms using systolic arrays coprocessors

Journal of Systems Architecture: the EUROMICRO Journal
Massively parallel systolic-array architectures for 2d IIR polyphase space–time plane-wave beam digital filters

International Journal of Circuit Theory and Applications

Quantified Score

Hi-index	0.00

Visualization

Abstract

High-performance computation on a large array of cells has been an important feature of systolic array. To achieve even higher degree of concurrency, it is desirable to make cells of systolic array themselves systolic array as well. The architecture of systolic array with its cells consisting of another systolic array is to be called super-systolic array.In this paper we propose a scalable super-systolic array architecture which shows high-performance and can be adopted in the VLSI design including regular interconnection and functional primitives that are typical for a systolic architecture.