A novel configurable motion estimation architecture for high-efficiency MPEG-4/H.264 encoding

Authors:
Tiejun Li;Sikun Li;Chengdong Shen
Affiliations:
National University of Defense Technolog, Changsha, China;National University of Defense Technolog, Changsha, China;National University of Defense Technolog, Changsha, China
Venue:
Proceedings of the 2005 Asia and South Pacific Design Automation Conference
Year:
2005

Citing 4
Cited 4

Fast multiplication: algorithms and implementation

Fast multiplication: algorithms and implementation
Instruction Set Extensions for MPEG-4 Video

Journal of VLSI Signal Processing Systems - Special issue on implementation of MPEG-4 multimedia codecs
Algorithms, Complexity Analysis and VLSI Architectures for MPEG-4 Motion Estimation

Algorithms, Complexity Analysis and VLSI Architectures for MPEG-4 Motion Estimation
An architecture for enhanced three step search generalized for hierarchical motion estimation algorithms

IEEE Transactions on Consumer Electronics

Architectural design for the new QSDS with dynamic iteration control motion estimation algorithm targeting HDTV

Proceedings of the 21st annual symposium on Integrated circuits and system design
Efficient hierarchical motion estimation algorithm and its VLSI architecture

IEEE Transactions on Very Large Scale Integration (VLSI) Systems
High performance motion estimation architecture using efficient adder-compressors

Proceedings of the 22nd Annual Symposium on Integrated Circuits and System Design: Chip on the Dunes
A configurable motion estimation architecture for block-matching algorithms

IEEE Transactions on Circuits and Systems for Video Technology

Quantified Score

Hi-index	0.01

Visualization

Abstract

This paper proposes a flexible, efficient and configurable motion estimation architecture. The core of this architecture is a motion estimation engine NPSPE (Nine Points Search Pattern Engine), which can support the latest efficient block-based motion estimation algorithms used by MPEG-4/H.264 encoding, such as PMVFAST and EPZS. This architecture has been designed and synthesized in SMIC 0.18um technology. The result shows it consumes only 17.5K gates, but its computing efficiency is about 15 times higher than the well-known low power FS engine including 16 PEs while its PSNR is similar to FS.