A non-orthogonal clock distribution network and its performance evaluation in presence of process variations and inductive effects

Authors:
Xu Zhang;Xiaohong Jiang;Susumu Horiguchi
Affiliations:
Tohoku University, Miyagi, Japan;Tohoku University, Miyagi, Japan;Tohoku University, Miyagi, Japan
Venue:
GLSVLSI '06 Proceedings of the 16th ACM Great Lakes symposium on VLSI
Year:
2006

Citing 9
Cited 0

Performance of Synchronous and Asynchronous Schemes for VLSI Systems

IEEE Transactions on Computers
Manhattan or non-Manhattan?: a study of alternative VLSI routing architectures

GLSVLSI '00 Proceedings of the 10th Great Lakes symposium on VLSI
Impact of interconnect variations on the clock skew of a gigahertz microprocessor

Proceedings of the 37th Annual Design Automation Conference
The X architecture: not your father's diagonal wiring

SLIP '02 Proceedings of the 2002 international workshop on System-level interconnect prediction
Statistical skew modeling for general clock distribution networks in presence of process variations

IEEE Transactions on Very Large Scale Integration (VLSI) Systems
Exploiting the on-chip inductance in high-speed clock distribution networks

IEEE Transactions on Very Large Scale Integration (VLSI) Systems - System Level Design
Optimization of Wafer Scale H-Tree Clock Distribution Network Based on a New Statistical Skew Model

DFT '00 Proceedings of the 15th IEEE International Symposium on Defect and Fault-Tolerance in VLSI Systems
Analysis of on-chip inductance effects for distributed RLC interconnects

IEEE Transactions on Computer-Aided Design of Integrated Circuits and Systems
Statistical timing analysis under spatial correlations

IEEE Transactions on Computer-Aided Design of Integrated Circuits and Systems

Quantified Score

Hi-index	0.00

Visualization

Abstract

The evolution of VLSI chips towards larger die size, smaller feature size and faster clock speed makes the clock distribution an increasingly important issue. In this paper, we propose a new clock distribution network (CDN), namely Variant X-Tree, based on the idea of X-Architecture proposed recently for efficient wiring within VLSI chips. The Variant X-Tree CDN keeps the nice properties of equal-clock-path and symmetric structure of the typical H-tree CDN, but results in both a lower maximal clock delay and a lower clock skew than its H-tree counterpart, as verified by an extensive simulation study that incorporates simultaneously the effects of process variations and on-chip inductance.