Optimizing bus energy consumption of on-chip multiprocessors using frequent values

Authors:
Chun Liu;Anand Sivasubramaniam;Mahmut Kandemir
Affiliations:
Department of Computer Science and Engineering, The Pennsylvania State University, University Park, PA;Department of Computer Science and Engineering, The Pennsylvania State University, University Park, PA;Department of Computer Science and Engineering, The Pennsylvania State University, University Park, PA
Venue:
Journal of Systems Architecture: the EUROMICRO Journal - Special issue: Parallel, distributed and network-based processing
Year:
2006

Citing 17
Cited 1

Bus-invert coding for low-power I/O

IEEE Transactions on Very Large Scale Integration (VLSI) Systems
The case for a single-chip multiprocessor

Proceedings of the seventh international conference on Architectural support for programming languages and operating systems
Low-power encodings for global communication in CMOS VLSI

IEEE Transactions on Very Large Scale Integration (VLSI) Systems - Special issue on low power electronics and design
Low-swing interconnect interface circuits

ISLPED '98 Proceedings of the 1998 international symposium on Low power electronics and design
Value locality and speculative execution

Value locality and speculative execution
Power estimation for architectural exploration of HW/SW communication on system-level buses

CODES '99 Proceedings of the seventh international workshop on Hardware/software codesign
Frequent value compression in data caches

Proceedings of the 33rd annual ACM/IEEE international symposium on Microarchitecture
FV encoding for low-power data I/O

ISLPED '01 Proceedings of the 2001 international symposium on Low power electronics and design
An integer linear programming based approach for parallelizing applications in On-chip multiprocessors

Proceedings of the 39th annual Design Automation Conference
Parallel Computer Architecture: A Hardware/Software Approach

Parallel Computer Architecture: A Hardware/Software Approach
Simics: A Full System Simulation Platform

Computer
The Alpha 21364 Network Architecture

IEEE Micro
Power protocol: reducing power dissipation on off-chip data buses

Proceedings of the 35th annual ACM/IEEE international symposium on Microarchitecture
Creating a wider bus using caching techniques

HPCA '95 Proceedings of the 1st IEEE Symposium on High-Performance Computer Architecture
Low Power Error Resilient Encoding for On-Chip Data Buses

Proceedings of the conference on Design, automation and test in Europe
Networks on Chip: A New Paradigm for Systems on Chip Design

Proceedings of the conference on Design, automation and test in Europe
Some Issues in Gray Code Addressing

GLSVLSI '96 Proceedings of the 6th Great Lakes Symposium on VLSI

Exploiting address compression and heterogeneous interconnects for efficient message management in tiled CMPs

Journal of Systems Architecture: the EUROMICRO Journal

Quantified Score

Hi-index	0.00

Visualization

Abstract

Chip multiprocessors (CMP) are a convenient way of leveraging from the technological trends to build high-end and embedded systems that are performance and power efficient, while exhibiting attractive properties such as scalability, reliability and ease of design. However, the on-chip interconnect for moving the data between the processors, and between the processors and memory subsystem, plays a crucial role in CMP design. This paper presents a novel approach to optimizing its power by exploiting the value locality in data transfers between processors. A communicating value cache (CVC) is proposed to reduce the number of bits transferred on the interconnect, and simulation results with several parallel applications show significant energy savings with this mechanism. Results show that the importance of our proposal will become even more significant in the future.