Performance improvements from partitioning applications to FPGA hardware in embedded SoCs

Authors:
Michalis D. Galanis;Gregory Dimitroulakos;Costas E. Goutis
Affiliations:
VLSI Design Laboratory, ECE Department, University of Patras, Patras, Greece;VLSI Design Laboratory, ECE Department, University of Patras, Patras, Greece;VLSI Design Laboratory, ECE Department, University of Patras, Patras, Greece
Venue:
The Journal of Supercomputing
Year:
2006

Citing 8
Cited 2

A low power hardware/software partitioning approach for core-based embedded systems

Proceedings of the 36th annual ACM/IEEE Design Automation Conference
A C compiler for a processor with a reconfigurable functional unit

FPGA '00 Proceedings of the 2000 ACM/SIGDA eighth international symposium on Field programmable gate arrays
The Garp Architecture and C Compiler

Computer
Energy Advantages of Microprocessor Platforms with On-Chip Configurable Logic

IEEE Design & Test
A C to Hardware/Software Compiler

FCCM '00 Proceedings of the 2000 IEEE Symposium on Field-Programmable Custom Computing Machines
Energy savings and speedups from partitioning critical software loops to hardware in embedded systems

ACM Transactions on Embedded Computing Systems (TECS)
The chimaera reconfigurable functional unit

IEEE Transactions on Very Large Scale Integration (VLSI) Systems
SpecSyn: an environment supporting the specify-explore-refine paradigm for hardware/software system design

IEEE Transactions on Very Large Scale Integration (VLSI) Systems

Task-based Hardware Reconfiguration in Mobile Robots Using FPGAs

Journal of Intelligent and Robotic Systems
A flexible general-purpose parallelizing architecture for nested loops in reconfigurable platforms

PATMOS'07 Proceedings of the 17th international conference on Integrated Circuit and System Design: power and timing modeling, optimization and simulation

Quantified Score

Hi-index	0.00

Visualization

Abstract

A hardware/software partitioning methodology for improving performance in single-chip systems composed by processor and Field Programmable Gate Array reconfigurable logic is presented. Speedups are achieved by executing critical software parts on the reconfigurable logic. A hybrid System-on-Chip platform, which can model the majority of existing processor-FPGA systems, is considered by the methodology. The partitioning method uses an automated kernel identification process at the basic-block level for detecting critical kernels in applications. Three different instances of the generic platform and two sets of benchmarks are used in the experimentation. The analysis on five real-life applications showed that these applications spend an average of 69% of their instruction count in 11% on average of their code. The extensive experiments illustrate that for the systems composed by 32-bit processors the improvements of five applications ranges from 1.3 to 3.7 relative to an all software solution. For a platform composed by an 8-bit processor, the performance gains of eight DSP algorithms are considerably greater, as the average speedup equals 28.