Low-power fanout optimization using MTCMOS and multi-Vt techniques

Authors:
Behnam Amelifard;Farzan Fallah;Massoud Pedarm
Affiliations:
University of Southern California, Los Angeles, CA;Fujitsu Laboratories of America, Sunnyvale, CA;University of Southern California, Los Angeles, CA
Venue:
Proceedings of the 2006 international symposium on Low power electronics and design
Year:
2006

Citing 10
Cited 3

A heuristic algorithm for the fanout problem

DAC '90 Proceedings of the 27th ACM/IEEE Design Automation Conference
Power minimization in IC design: principles and applications

ACM Transactions on Design Automation of Electronic Systems (TODAES)
Minimization of chip size and power consumption of high-speed VLSI buffers

Proceedings of the 1997 international symposium on Physical design
A fast fanout optimization algorithm for near-continuous buffer libraries

DAC '98 Proceedings of the 35th annual Design Automation Conference
Logical effort: designing fast CMOS circuits

Logical effort: designing fast CMOS circuits
Dynamic and leakage power reduction in MTCMOS circuits using an automated efficient gate clustering technique

Proceedings of the 39th annual Design Automation Conference
Automated selective multi-threshold design for ultra-low standby applications

Proceedings of the 2002 international symposium on Low power electronics and design
Low-power fanout optimization using multiple threshold voltage inverters

ISLPED '05 Proceedings of the 2005 international symposium on Low power electronics and design
Hierarchical buffered routing tree generation

IEEE Transactions on Computer-Aided Design of Integrated Circuits and Systems
A fanout optimization algorithm based on the effort delay model

IEEE Transactions on Computer-Aided Design of Integrated Circuits and Systems

Tutorial on congestion prediction

Proceedings of the 2007 international workshop on System level interconnect prediction
A mathematical solution to power optimal pipeline design by utilizing soft edge flip-flops

Proceedings of the 13th international symposium on Low power electronics and design
Low-power fanout optimization using multi threshold voltages and multi channel lengths

IEEE Transactions on Computer-Aided Design of Integrated Circuits and Systems

Quantified Score

Hi-index	0.00

Visualization

Abstract

This paper addresses the problem of low-power fanout optimization. We show that due to neglecting short-circuit current, previous analytical techniques proposed to optimize the area of a fanout tree may result in excessive power consumption. This shows to achieve a low-power fanout tree, an accurate power consumption model should be used as the objective function. Moreover, we propose an efficient method to minimize the total power consumption of a fanout tree by using MTCMOS and Multi-Vt techniques. Experimental results show that depending on the activity factor of the circuit, the proposed technique can reduce the power consumption of the fanout tree 18% to 45%.