Optimal memoryless encoding for low power off-chip data buses

Authors:
Yeow Meng Chee;Charles J. Colbourn;Alan C. H. Ling
Affiliations:
Nanyang Technological University, Singapore;Arizona State University Tempe, Arizona;University of Vermont, Burlington, Vermont
Venue:
Proceedings of the 2006 IEEE/ACM international conference on Computer-aided design
Year:
2006

Citing 13
Cited 1

Bus-invert coding for low-power I/O

IEEE Transactions on Very Large Scale Integration (VLSI) Systems
The complete intersection theorem for systems of finite sets

European Journal of Combinatorics
Partial bus-invert coding for power optimization of system level bus

ISLPED '98 Proceedings of the 1998 international symposium on Low power electronics and design
On reducing transitions through data modifications

DATE '99 Proceedings of the conference on Design, automation and test in Europe
Power optimization of system-level address buses based on software profiling

CODES '00 Proceedings of the eighth international workshop on Hardware/software codesign
Power-optimal encoding for a DRAM address bus

IEEE Transactions on Very Large Scale Integration (VLSI) Systems
Custom Memory Management Methodology: Exploration of Memory Organisation for Embedded Multimedia System Design

Custom Memory Management Methodology: Exploration of Memory Organisation for Embedded Multimedia System Design
Asymptotic Zero-Transition Activity Encoding for Address Busses in Low-Power Microprocessor-Based Systems

GLS '97 Proceedings of the 7th Great Lakes Symposium on VLSI
Coding a terminated bus for low power

GLSVLSI '95 Proceedings of the Fifth Great Lakes Symposium on VLSI (GLSVLSI'95)
Memory Bus Encoding for Low Power: A Tutorial

ISQED '01 Proceedings of the 2nd International Symposium on Quality Electronic Design
A Bus Encoding Technique for Power and Cross-talk Minimization

VLSID '04 Proceedings of the 17th International Conference on VLSI Design
A Power-Efficient, Low-Complexity, Memoryless Coding Scheme for Buses with Dominating Inter-Wire Capacitances

IWSOC '04 Proceedings of the System-on-Chip for Real-Time Applications, 4th IEEE International Workshop
Error-correction and crosstalk avoidance in DSM busses

IEEE Transactions on Very Large Scale Integration (VLSI) Systems

Information theoretic modeling and analysis for global interconnects with process variations

IEEE Transactions on Very Large Scale Integration (VLSI) Systems

Quantified Score

Hi-index	0.00

Visualization

Abstract

Off-chip buses account for a significant portion of the total system power consumed in embedded systems. Bus encoding schemes have been proposed to minimize power dissipation, but none has been demonstrated to be optimal with respect to any measure. In this paper, we give the first provably optimal and explicit (polynomial-time constructible) families of memoryless codes for minimizing bit transitions in off-chip buses. Our results imply that having access to a clock does not make a memoryless encoding scheme that minimizes bit transitions more powerful.