Lowering power in an experimental RISC processor

Authors:
L. E. M. Brackenbury;W. Shao
Affiliations:
School of Computer Science, University of Manchester, Oxford Road, Manchester M13 9PL, UK;School of Computer Science, University of Manchester, Oxford Road, Manchester M13 9PL, UK
Venue:
Microprocessors & Microsystems
Year:
2007

Citing 11
Cited 0

Principles of CMOS VLSI design: a systems perspective

Principles of CMOS VLSI design: a systems perspective
Practical low power digital VLSI design

Practical low power digital VLSI design
HYPER-LP: a system for power minimization using architectural transformations

ICCAD '92 Proceedings of the 1992 IEEE/ACM international conference on Computer-aided design
New Efficient Structure for a Modular Multiplier for RNS

IEEE Transactions on Computers
Algorithmic transforms for efficient energy scalable computation

ISLPED '00 Proceedings of the 2000 international symposium on Low power electronics and design
Energy-efficient 32 × 32-bit multiplier in tunable near-zero threshold CMOS

ISLPED '00 Proceedings of the 2000 international symposium on Low power electronics and design
Power optimization of technology-dependent circuits based on symbolic computation of logic implications

ACM Transactions on Design Automation of Electronic Systems (TODAES)
Power-Aware Microarchitecture: Design and Modeling Challenges for Next-Generation Microprocessors

IEEE Micro
Low Voltage Low Power CMOS Design Techniques for Deep Submicron ICs

VLSID '00 Proceedings of the 13th International Conference on VLSI Design
A Low-Power Logic Optimization Methodology based on a Fast Power-Driven Mapping

ICCD '98 Proceedings of the International Conference on Computer Design
Low Power Multiplication Algorithm for Switching Activity Reduction through Operand Decomposition

ICCD '03 Proceedings of the 21st International Conference on Computer Design

Quantified Score

Hi-index	0.00

Visualization

Abstract

Second year Computer Science students at the University of Manchester taking the VLSI Systems Design course complete the design of a 16-bit RISC processor down to silicon as the course laboratory exercise. Since the emphasis is on the design processes and testing, no especial effort is made to minimise power. This paper analyses the power dissipation of a typical pipelined design and then examines how the power efficiency might be improved at the architectural, RTL and logic levels. Simulation shows that the minimum dissipation is achieved by careful hand design; here, a factor of two improvement in the dissipation is achieved, with the major contribution being the logic level optimisation of the Register Bank to reduce the switching activity.