High level synthesis of pipelined instruction set processors and back-end compilers

Authors:
I.-J. Huang;A. M. Despain
Affiliations:
Department of Electrical Engineering - Systems, University of Southern California, Los Angeles, CA;Department of Electrical Engineering - Systems, University of Southern California, Los Angeles, CA
Venue:
DAC '92 Proceedings of the 29th ACM/IEEE Design Automation Conference
Year:
1992

Citing 6
Cited 9

MIPS RISC architecture

MIPS RISC architecture
Architecture synthesis of high-performance application-specific processors

DAC '90 Proceedings of the 27th ACM/IEEE Design Automation Conference
Application-driven design automation for microprocessor design

DAC '92 Proceedings of the 29th ACM/IEEE Design Automation Conference
The system architect's workbench

DAC '88 Proceedings of the 25th ACM/IEEE Design Automation Conference
Automatic Derivation of Code Generators from Machine Descriptions

ACM Transactions on Programming Languages and Systems (TOPLAS)
A Formal Framework for the Derivation of Machine-Specific Optimizers

ACM Transactions on Programming Languages and Systems (TOPLAS)

Custom-fit processors: letting applications define architectures

Proceedings of the 29th annual ACM/IEEE international symposium on Microarchitecture
An extended classification of inter-instruction dependency and its application in automatic synthesis of pipelined processors

MICRO 26 Proceedings of the 26th annual international symposium on Microarchitecture
Hardware/software resolution of pipeline hazards in pipeline synthesis of instruction set processors

ICCAD '93 Proceedings of the 1993 IEEE/ACM international conference on Computer-aided design
Compile-time memory reuse in logic programming languages through update in place

ACM Transactions on Programming Languages and Systems (TOPLAS)
Co-synthesis of pipelined structures and instruction reordering constraints for instruction set processors

ACM Transactions on Design Automation of Electronic Systems (TODAES)
High-level automatic pipelining for sequential circuits

Proceedings of the 14th international symposium on Systems synthesis
Hardware-software codesign

Computer
Computer-Aided Hardware-Software Codesign

IEEE Micro
Incorporating compiler feedback into the design of ASIPs

EDTC '95 Proceedings of the 1995 European conference on Design and Test

Quantified Score

Hi-index	0.00

Visualization

Abstract