Force-directed scheduling in automatic data path synthesis
DAC '87 Proceedings of the 24th ACM/IEEE Design Automation Conference
CORAL II: linking behavior and structure in an IC design system
DAC '88 Proceedings of the 25th ACM/IEEE Design Automation Conference
Synthesis by delayed binding of decisions
DAC '85 Proceedings of the 22nd ACM/IEEE Design Automation Conference
MAHA: a program for datapath synthesis
DAC '86 Proceedings of the 23rd ACM/IEEE Design Automation Conference
DAC '86 Proceedings of the 23rd ACM/IEEE Design Automation Conference
Computer-aided partitioning of behavioral hardware descriptions
DAC '83 Proceedings of the 20th Design Automation Conference
A method of automatic data path synthesis
DAC '83 Proceedings of the 20th Design Automation Conference
Facet: A procedure for the automated synthesis of digital systems
DAC '83 Proceedings of the 20th Design Automation Conference
Scheduling and binding algorithms for high-level synthesis
DAC '89 Proceedings of the 26th ACM/IEEE Design Automation Conference
Loop optimization in register-transfer scheduling for DSP-systems
DAC '89 Proceedings of the 26th ACM/IEEE Design Automation Conference
LASSIE: structure to layout for behavioral synthesis tools
DAC '89 Proceedings of the 26th ACM/IEEE Design Automation Conference
The MICON system for computer design
DAC '89 Proceedings of the 26th ACM/IEEE Design Automation Conference
ACE: a hierarchical graphical interface for architectual synthesis
DAC '89 Proceedings of the 26th ACM/IEEE Design Automation Conference
VHDL synthesis using structured modeling
DAC '89 Proceedings of the 26th ACM/IEEE Design Automation Conference
Applications of AI techniques for chip-architecture planning
IEA/AIE '90 Proceedings of the 3rd international conference on Industrial and engineering applications of artificial intelligence and expert systems - Volume 2
High level synthesis of pipelined instruction set processors and back-end compilers
DAC '92 Proceedings of the 29th ACM/IEEE Design Automation Conference
Representing conditional branches for high-level synthesis applications
DAC '92 Proceedings of the 29th ACM/IEEE Design Automation Conference
An intelligent component database for behavioral synthesis
DAC '90 Proceedings of the 27th ACM/IEEE Design Automation Conference
Data path tradeoffs using MABAL
DAC '90 Proceedings of the 27th ACM/IEEE Design Automation Conference
High-level synthesis: technology transfer to industry
DAC '90 Proceedings of the 27th ACM/IEEE Design Automation Conference
An integer programming approach to instruction implementation method selection problem
EURO-DAC '92 Proceedings of the conference on European design automation
A neural network based algorithm for the scheduling problem in high-level synthesis
EURO-DAC '92 Proceedings of the conference on European design automation
From VHDL to efficient and first-time-right designs: a formal approach
ACM Transactions on Design Automation of Electronic Systems (TODAES)
Combined control flow dominated and data flow dominated high-level synthesis
DAC '96 Proceedings of the 33rd annual Design Automation Conference
Behavior tables: a basis for system representation and transformational system synthesis
ICCAD '93 Proceedings of the 1993 IEEE/ACM international conference on Computer-aided design
CORAL II: linking behavior and structure in an IC design system
DAC '88 Proceedings of the 25th ACM/IEEE Design Automation Conference
Architectural simulation in the context of behavioral synthesis
Proceedings of the conference on Design, automation and test in Europe
POSE: a parallel object-oriented synthesis environment
ACM Transactions on Design Automation of Electronic Systems (TODAES)
1988 Design Automation Conference: Guest Editorial
IEEE Design & Test
Algorithms for High-Level Synthesis
IEEE Design & Test
From Behavior to Structure: High-Level Synthesis
IEEE Design & Test
Simulation-Based Verification for High-Level Synthesis
IEEE Design & Test
DSS: A Distributed High-Level Synthesis System
IEEE Design & Test
Matisse: An Architectural Design Tool for Commodity ICs
IEEE Design & Test
The Micon System for Computer Design
IEEE Micro
High Level Synthesis from Sim-nML Processor Models
VLSID '03 Proceedings of the 16th International Conference on VLSI Design
Interconnect optimisation during data path allocation
EURO-DAC '90 Proceedings of the conference on European design automation
A design representation for high level synthesis
EURO-DAC '90 Proceedings of the conference on European design automation
Streamroller:: automatic synthesis of prescribed throughput accelerator pipelines
CODES+ISSS '06 Proceedings of the 4th international conference on Hardware/software codesign and system synthesis
A unified approach for scheduling and allocation
Integration, the VLSI Journal
Optimal and heuristic algorithms for solving the binding problem
IEEE Transactions on Very Large Scale Integration (VLSI) Systems
Embedded Systems Design
| Hi-index | 0.00 |
This paper presents an overview of The System Architect's Workbench, a behavioral synthesis system under development at Carnegie Mellon University. This system converts an abstract behavioral description of a piece of hardware into a set of register-transfer components and a control sequence table. Two-synthesis methodologies are supported: one is tuned specifically to design microprocessors, and the other supports a more general design style. Results are presented here for both approaches.