A self-organizing defect tolerant SIMD architecture

Authors:
Jaidev Patwardhan;Chris Dwyer;Alvin R. Lebeck
Affiliations:
MIPS Technologies;Department of Electrical and Computer Engineering, Duke University, Durham, NC;Department of Computer Science, Duke University, Durham, NC
Venue:
ACM Journal on Emerging Technologies in Computing Systems (JETC)
Year:
2007

Citing 17
Cited 1

Architecture and Applications of the Connection Machine

Computer
Amorphous computing

Communications of the ACM
Smart Memories: a modular reconfigurable architecture

Proceedings of the 27th annual international symposium on Computer architecture
Directed diffusion: a scalable and robust communication paradigm for sensor networks

MobiCom '00 Proceedings of the 6th annual international conference on Mobile computing and networking
Reverse path forwarding of broadcast packets

Communications of the ACM
NanoFabrics: spatial computing using molecular electronics

ISCA '01 Proceedings of the 28th annual international symposium on Computer architecture
Tarantula: a vector extension to the alpha architecture

ISCA '02 Proceedings of the 29th annual international symposium on Computer architecture
The Art of Computer Programming, 2nd Ed. (Addison-Wesley Series in Computer Science and Information

The Art of Computer Programming, 2nd Ed. (Addison-Wesley Series in Computer Science and Information
SimpleScalar: An Infrastructure for Computer System Modeling

Computer
The Teramac Custom Computer: Extending the Limits with Defect Tolerance

DFT '96 Proceedings of the 1996 Workshop on Defect and Fault-Tolerance in VLSI Systems
The Imagine Stream Processor

ICCD '02 Proceedings of the 2002 IEEE International Conference on Computer Design: VLSI in Computers and Processors (ICCD'02)
The Reconfigurable Streaming Vector Processor (RSVPTM)

Proceedings of the 36th annual IEEE/ACM International Symposium on Microarchitecture
Power Efficient Processor Architecture and The Cell Processor

HPCA '05 Proceedings of the 11th International Symposium on High-Performance Computer Architecture
NANA: A nano-scale active network architecture

ACM Journal on Emerging Technologies in Computing Systems (JETC)
A defect tolerant self-organizing nanoscale SIMD architecture

Proceedings of the 12th international conference on Architectural support for programming languages and operating systems
Asynchronous Interconnect for Synchronous SoC Design

IEEE Micro
Array-based architecture for FET-based, nanoscale electronics

IEEE Transactions on Nanotechnology

Engineering of Software-Intensive Systems: State of the Art and Research Challenges

Software-Intensive Systems and New Computing Paradigms

Quantified Score

Hi-index	0.00

Visualization

Abstract

The continual decrease in transistor size (through either scaled CMOS or emerging nanotechnologies) promises to usher in an era of tera to peta-scale integration but with increasing defects. Regardless of fabrication methodology (top-down or bottom-up), defect-tolerant architectures are necessary to exploit the full potential of future increased device densities. This article explores a defect-tolerant SIMD architecture (SOSA) that self-organizes a large number of limited capability nodes with high defect rates into SIMD processing elements. Simulation results show that SOSA matches or exceeds the performance of conventional systems for moderate to large problems, but with lower power density.