Laser correcting defects to create transparent routing for large area FPGA's
FPGA '97 Proceedings of the 1997 ACM fifth international symposium on Field-programmable gate arrays
NanoFabrics: spatial computing using molecular electronics
ISCA '01 Proceedings of the 28th annual international symposium on Computer architecture
Using Laser Defect Avoidance to Build Large-Area FPGAs
IEEE Design & Test
Detecting, diagnosing, and tolerating faults in SRAM-based field programmable gate arrays: a survey
IEEE Transactions on Very Large Scale Integration (VLSI) Systems - Special section on the 2001 international conference on computer design (ICCD)
An FPGA Based Test Bed for Bio Inspired Computation
IPDPS '05 Proceedings of the 19th IEEE International Parallel and Distributed Processing Symposium (IPDPS'05) - Workshop 3 - Volume 04
A Mechanism for Online Diagnosis of Hard Faults in Microprocessors
Proceedings of the 38th annual IEEE/ACM International Symposium on Microarchitecture
NANA: A nano-scale active network architecture
ACM Journal on Emerging Technologies in Computing Systems (JETC)
Computer-aided design for DNA self-assembly: process and applications
ICCAD '05 Proceedings of the 2005 IEEE/ACM International conference on Computer-aided design
A defect tolerant self-organizing nanoscale SIMD architecture
Proceedings of the 12th international conference on Architectural support for programming languages and operating systems
Online diagnosis of hard faults in microprocessors
ACM Transactions on Architecture and Code Optimization (TACO)
A self-organizing defect tolerant SIMD architecture
ACM Journal on Emerging Technologies in Computing Systems (JETC)
Low power logic for statistical inference
Proceedings of the 16th ACM/IEEE international symposium on Low power electronics and design
| Hi-index | 0.00 |
Teramac is a reconfigurable custom computer, capable of running million-gate user designs at one megahertz and out-performing workstations a hundred-fold on highly parallel applications. It achieves these results in spite of thousands of defects. Teramac, composed of 1728 field programmable gate arrays and over a quarter million interconnections, was made possible by a very broad use of defect tolerance. Given a user design and a defect database, a compiler creates a Teramac configuration that implements the design and makes no use of defective resources in the system. System characterization software precisely locates defective resources so that the vast majority of good resources may be applied to user designs. Defect tolerance reduces the cost of Teramac systems by increasing the yields of usable parts and by permitting the use of low-cost components that would otherwise be prohibitively unreliable.