CATS: cycle accurate transaction-driven simulation with multiple processor simulators

Authors:
Dohyung Kim;Soonhoi Ha;Rajesh Gupta
Affiliations:
University of California, San Diego;Seoul Nation University, Korea;University of California, San Diego
Venue:
Proceedings of the conference on Design, automation and test in Europe
Year:
2007

Citing 7
Cited 7

The SPLASH-2 programs: characterization and methodological considerations

ISCA '95 Proceedings of the 22nd annual international symposium on Computer architecture
Performance improvement of multi-processor systems cosimulation based on SW analysis

Proceedings of the conference on Design, automation and test in Europe
Transaction level modeling: an overview

Proceedings of the 1st IEEE/ACM/IFIP international conference on Hardware/software codesign and system synthesis
Interactive Cosimulation with Partial Evaluation

Proceedings of the conference on Design, automation and test in Europe - Volume 1
Extending the transaction level modeling approach for fast communication architecture exploration

Proceedings of the 41st annual Design Automation Conference
Trace-driven HW/SW cosimulation using virtual synchronization technique

Proceedings of the 42nd annual Design Automation Conference
MPARM: Exploring the Multi-Processor SoC Design Space with SystemC

Journal of VLSI Signal Processing Systems

Reducing snoop-energy in shared bus-based mpsocs by filtering useless broadcasts

Proceedings of the 17th ACM Great Lakes symposium on VLSI
Broadcast filtering-aware task assignment techniques for low-power MPSoCs

MEDEA '07 Proceedings of the 2007 workshop on MEmory performance: DEaling with Applications, systems and architecture
A leakage-aware cache sharing technique for low-power chip multi-processors (CMPs) with private L2 caches

Proceedings of the 9th workshop on MEmory performance: DEaling with Applications, systems and architecture
Broadcast filtering: Snoop energy reduction in shared bus-based low-power MPSoCs

Journal of Systems Architecture: the EUROMICRO Journal
Reusability-aware cache memory sharing for chip multiprocessors with private L2 caches

Journal of Systems Architecture: the EUROMICRO Journal
Replication-aware leakage management in chip multiprocessors with private L2 cache

Proceedings of the 16th ACM/IEEE international symposium on Low power electronics and design
WCET analysis of modern processors using multi-criteria optimisation

Empirical Software Engineering

Quantified Score

Hi-index	0.00

Visualization

Abstract

This paper focuses on enhancing performance of cycle accurate simulation with multiple processor simulators. Simulation performance is determined by how often simulators exchange events with one another and how accurately simulators model their behavior. Previous techniques have limited their applicability or sacrificed accuracy for performance. In this paper, we notice that inaccuracy comes from events which arrive between event exchange boundaries. To solve the problem, we propose cycle accurate transaction-driven simulation which maintains event exchange boundaries at bus transactions but compensates for accuracy. The proposed technique is implemented in a publicly available CATS framework and our experiment with 64 processors achieves 1.2M processor cycles/s (200K instructions/s) which is faster than other cycle accurate frameworks by an order of magnitude.