Experiences with Performance Measurement and Modeling of a Processor Array

  • Authors:
  • H. Fromm;U. Hercksen;U. Herzog;K. -H. John;R. Klar;W. Kleinoder

  • Affiliations:
  • Universität Erlangen-Nürnberg, Institut für Mathematische Maschinen und Datenverarbeitung (VII);-;-;-;-;-

  • Venue:
  • IEEE Transactions on Computers
  • Year:
  • 1983

Quantified Score

Hi-index 14.98

Visualization

Abstract

The evolution of technology provides the opportunity of forming large processor ensembles working closely together. When decomposing application programs and assigning subtasks to different processors we expect not only high throughput, but also the fastest possible execution of each individual demand. The level of performance in these areas is strongly influenced by the hardware interconnection structure and by the communication software.