On input/output speedup in tightly coupled multiprocessors
IEEE Transactions on Computers - The MIT Press scientific computation series
Reconfiguration Procedures for a Polymorphic and Partitionable Multiprocessor
IEEE Transactions on Computers
Modeling the Effect of Redundancy on Yield and Performance of VLSI Systems
IEEE Transactions on Computers
Efficient embeddings of binary trees in VLSI arrays
IEEE Transactions on Computers
A study of data interlock in computational networks for sparse matrix multiplication
IEEE Transactions on Computers
Traffic-Specific Interconnection Networks for Multicomputers
IEEE Transactions on Computers
Processor autonomy and its effect on parallel program execution
FRONTIERS '96 Proceedings of the 6th Symposium on the Frontiers of Massively Parallel Computation
Design of a highly reconfigurable interconnect for array processors
VLSID '95 Proceedings of the 8th International Conference on VLSI Design
FLUX interconnection networks on demand
Journal of Systems Architecture: the EUROMICRO Journal
A Comparative Performance Study of an Interconnection Cached Network
ICPP '94 Proceedings of the 1994 International Conference on Parallel Processing - Volume 01
A Robust Matrix-Multiplication Array
IEEE Transactions on Computers
Fault-tolerance and reconfiguration of circulant graphs and hypercubes
Proceedings of the 2008 Spring simulation multiconference
Reconfigurable architectures for VLSI processing arrays
AFIPS '83 Proceedings of the May 16-19, 1983, national computer conference
Applying fault-tolerant solutions of circulant graphs to multidimensional meshes
Computers & Mathematics with Applications
Developing fault-tolerant distributed loops
Information Processing Letters
Embedding Tree Structures in VLSI Hexagonal Arrays
IEEE Transactions on Computers
A workload-adaptive and reconfigurable bus architecture for multicore processors
International Journal of Reconfigurable Computing
A dynamically reconfigurable interconnect for array processors
IEEE Transactions on Very Large Scale Integration (VLSI) Systems
Extending a distributed loop network to tolerate node failures
Proceedings of the Workshop on Parallel and Distributed Systems: Testing, Analysis, and Debugging
AdNoC case-study for Mpeg4 benchmark: improving performance and saving energy with an adaptive NoC
Proceedings of the 24th symposium on Integrated circuits and systems design
Closed-form reliability expression of large non-homogeneous distributed system
Mathematical and Computer Modelling: An International Journal
Fault-tolerant circulant digraphs networks
Proceedings of the 2013 Research in Adaptive and Convergent Systems
| Hi-index | 4.12 |
First Page of the Article