Clustering based pruning for statistical criticality computation under process variations

Authors:
Hushrav D Mogal;Haifeng Qian;Sachin S Sapatnekar;Kia Bazargan
Affiliations:
University of Minnesota, Minneapolis, MN;IBM Research, Yorktown Heights, NY;University of Minnesota, Minneapolis, MN;University of Minnesota, Minneapolis, MN
Venue:
Proceedings of the 2007 IEEE/ACM international conference on Computer-aided design
Year:
2007

Citing 7
Cited 6

Design for Variability in DSM Technologies

ISQED '00 Proceedings of the 1st International Symposium on Quality of Electronic Design
First-order incremental block-based statistical timing analysis

Proceedings of the 41st annual Design Automation Conference
Statistical Timing Analysis Considering Spatial Correlations using a Single Pert-Like Traversal

Proceedings of the 2003 IEEE/ACM international conference on Computer-aided design
Advances in Computation of the Maximum of a Set of Random Variables

ISQED '06 Proceedings of the 7th International Symposium on Quality Electronic Design
Defining statistical sensitivity for timing optimization of logic circuits with large-scale process and environmental variations

ICCAD '05 Proceedings of the 2005 IEEE/ACM International conference on Computer-aided design
Parametric yield maximization using gate sizing based on efficient statistical power and delay gradient computation

ICCAD '05 Proceedings of the 2005 IEEE/ACM International conference on Computer-aided design
Criticality computation in parameterized statistical timing

Proceedings of the 43rd annual Design Automation Conference

Statistical Analysis and Process Variation-Aware Routing and Skew Assignment for FPGAs

ACM Transactions on Reconfigurable Technology and Systems (TRETS) - Special edition on the 15th international symposium on FPGAs
Bound-based identification of timing-violating paths under variability

Proceedings of the 2009 Asia and South Pacific Design Automation Conference
Statistical reliability analysis under process variation and aging effects

Proceedings of the 46th Annual Design Automation Conference
Fast and accurate statistical criticality computation under process variations

IEEE Transactions on Computer-Aided Design of Integrated Circuits and Systems
Adjustment-based modeling for timing analysis under variability

IEEE Transactions on Computer-Aided Design of Integrated Circuits and Systems
Fast statistical timing analysis for circuits with post-silicon tunable clock buffers

Proceedings of the International Conference on Computer-Aided Design

Quantified Score

Hi-index	0.00

Visualization

Abstract

We present a new linear time technique to compute criticality information in a timing graph by dividing it into "zones". Errors in using tightness probabilities for criticality computation are dealt with using a new clustering based pruning algorithm which greatly reduces the size of circuit-level cutsets. Our clustering algorithm gives a 150X speedup compared to a pairwise pruning strategy in addition to ordering edges in a cutset to reduce errors due to Clark's MAX formulation. The clustering based pruning strategy coupled with a localized sampling technique reduces errors to within 5% of Monte Carlo simulations with large speedups in runtime.