A Synthesizable Datapath-Oriented Embedded FPGA Fabric for Silicon Debug Applications

Authors:
Steven J.E. Wilton;Chun Hok Ho;Bradley Quinton;Philip H.W. Leong;Wayne Luk
Affiliations:
University of British Columbia;Imperial College London;University of British Columbia;Chinese University of Hong Kong;Imperial College London
Venue:
ACM Transactions on Reconfigurable Technology and Systems (TRETS) - Special edition on the 15th international symposium on FPGAs
Year:
2008

Citing 22
Cited 0

Fletcher's error detection algorithm: how to implement it efficiently and how toavoid the most common pitfalls

ACM SIGCOMM Computer Communication Review
A reconfigurable arithmetic array for multimedia applications

FPGA '99 Proceedings of the 1999 ACM/SIGDA seventh international symposium on Field programmable gate arrays
MorphoSys: An Integrated Reconfigurable System for Data-Parallel and Computation-Intensive Applications

IEEE Transactions on Computers
Performance-driven mapping for CPLD architectures

FPGA '01 Proceedings of the 2001 ACM/SIGDA ninth international symposium on Field programmable gate arrays
Using embedded FPGAs for SoC yield improvement

Proceedings of the 39th annual Design Automation Conference
Handbook of Applied Cryptography

Handbook of Applied Cryptography
Automatic transistor and physical design of FPGA tiles from an architectural specification

FPGA '03 Proceedings of the 2003 ACM/SIGDA eleventh international symposium on Field programmable gate arrays
An FPGA architecture with enhanced datapath functionality

FPGA '03 Proceedings of the 2003 ACM/SIGDA eleventh international symposium on Field programmable gate arrays
PipeRench: A Reconfigurable Architecture and Compiler

Computer
Architecture Design of Reconfigurable Pipelined Datapaths

ARVLSI '99 Proceedings of the 20th Anniversary Conference on Advanced Research in VLSI
The chimaera reconfigurable functional unit

IEEE Transactions on Very Large Scale Integration (VLSI) Systems
Using bus-based connections to improve field-programmable gate array density for implementing datapath circuits

Proceedings of the 2005 ACM/SIGDA 13th international symposium on Field-programmable gate arrays
A reconfigurable design-for-debug infrastructure for SoCs

Proceedings of the 43rd annual Design Automation Conference
Shielding against design flaws with field repairable control logic

Proceedings of the 43rd annual Design Automation Conference
Virtual Embedded Blocks: A Methodology for Evaluating Embedded Elements in FPGAs

FCCM '06 Proceedings of the 14th Annual IEEE Symposium on Field-Programmable Custom Computing Machines
Phoenix: Detecting and Recovering from Permanent Processor Design Bugs with Programmable Hardware

Proceedings of the 39th Annual IEEE/ACM International Symposium on Microarchitecture
A synthesizable datapath-oriented embedded FPGA fabric

Proceedings of the 2007 ACM/SIGDA 15th international symposium on Field programmable gate arrays
Patching Processor Design Errors with Programmable Hardware

IEEE Micro
Automatic Design of Area-Efficient Configurable ASIC Cores

IEEE Transactions on Computers
Product-term-based synthesizable embedded programmable logic cores

IEEE Transactions on Very Large Scale Integration (VLSI) Systems
Automatic Creation of Domain-Specific Reconfigurable CPLDs for SoC

IEEE Transactions on Computer-Aided Design of Integrated Circuits and Systems
Measuring the Gap Between FPGAs and ASICs

IEEE Transactions on Computer-Aided Design of Integrated Circuits and Systems

Quantified Score

Hi-index	0.00

Visualization

Abstract

We present an architecture for a synthesizable datapath-oriented FPGA core that can be used to provide post-fabrication flexibility to an SoC. Our architecture is optimized for bus-based operations and employs a directional routing architecture, which allows it to be synthesized using standard ASIC design tools and flows. The primary motivation for this architecture is to provide an efficient mechanism to support on-chip debugging. The fabric can also be used to implement other datapath-oriented circuits such as those needed in signal processing and computation-intensive applications. We evaluate our architecture using a set of benchmark circuits and compare it to previous fabrics in terms of area, speed, and power.