Reflective facilities in Smalltalk-80
OOPSLA '89 Conference proceedings on Object-oriented programming systems, languages and applications
Component-based design approach for multicore SoCs
Proceedings of the 39th annual Design Automation Conference
An FPGA-Based Approach for Speeding-Up Fault Injection Campaigns on Safety-Critical Circuits
Journal of Electronic Testing: Theory and Applications
Fault Injection Techniques and Tools
Computer
StepNP: A System-Level Exploration Platform for Network Processors
IEEE Design & Test
Jaca: A Reflective Fault Injection Tool Based on Patterns
DSN '02 Proceedings of the 2002 International Conference on Dependable Systems and Networks
Comparison of Physical and Software-Implemented Fault Injection Techniques
IEEE Transactions on Computers
ArchC: A SystemC-Based Architecture Description Language
SBAC-PAD '04 Proceedings of the 16th Symposium on Computer Architecture and High Performance Computing
Exploiting TLM and object introspection for system-level simulation
Proceedings of the conference on Design, automation and test in Europe: Proceedings
Combined software and hardware techniques for the design of reliable IP processors
DFT '06 Proceedings of the 21st IEEE International Symposium on on Defect and Fault-Tolerance in VLSI Systems
CODES+ISSS '08 Proceedings of the 6th IEEE/ACM/IFIP international conference on Hardware/Software codesign and system synthesis
Dynamic Electronic Design Automation concept, benefit and framework
Proceedings of the 2nd International Conference on Interaction Sciences: Information Technology, Culture and Human
IEEE Transactions on Computer-Aided Design of Integrated Circuits and Systems
SCEMIT: a systemc error and mutation injection tool
Proceedings of the 47th Design Automation Conference
Decision-theoretic design space exploration of multiprocessor platforms
IEEE Transactions on Computer-Aided Design of Integrated Circuits and Systems
Proceedings of the 2012 Workshop on Rapid Simulation and Performance Evaluation: Methods and Tools
On the interfacing between QEMU and SystemC for virtual platform construction: Using DMA as a case
Journal of Systems Architecture: the EUROMICRO Journal
Concurrent and comparative fault simulation in SystemC and its application in robustness evaluation
Microprocessors & Microsystems
On the Simulation of HCI-Induced Variations of IC Timings at High Level
Journal of Electronic Testing: Theory and Applications
| Hi-index | 0.00 |
This paper presents ReSP (Reflective Simulation Platform), a Transaction-Level multi-processor simulation platform based on SystemC and Python; SystemC is a standard language for system modeling and verification, and Python provides the platform with reflective capabilities. These are employed to give the designer an easy way to specify the architecture of a system, simulate the given configuration and perform automatic analysis on it. ReSP enables SystemC and Python interoperability through automatic Python wrapper generation. We show that the overhead associated with the Python intermediate layer is around 1%, therefore execution speed is not compromised. The advantages of our approach are: (a) easy integration of external IPs (b) fine grain control of the simulation (c) effortless integration of tools for system analysis and design space exploration. A case study shows how the platform can be extended to support system reliability assessment.