Integrated placement for mixed macro cell and standard cell designs

Authors:
Michael Upton;Khosrow Samii;Stephen Sugiyama
Affiliations:
Seattle Silicon Corporation;Seattle Silicon Corporation;Seattle Silicon Corporation
Venue:
DAC '90 Proceedings of the 27th ACM/IEEE Design Automation Conference
Year:
1991

Citing 3
Cited 7

Chip-planning, placement, and global routing of macro/custom cell integrated circuits using simulated annealing

DAC '88 Proceedings of the 25th ACM/IEEE Design Automation Conference
Connectivity biased channel construction and ordering for building-block layout

DAC '88 Proceedings of the 25th ACM/IEEE Design Automation Conference
A new algorithm for floorplan design

DAC '86 Proceedings of the 23rd ACM/IEEE Design Automation Conference

On the validity of trace-driven simulation for multiprocessors

ISCA '91 Proceedings of the 18th annual international symposium on Computer architecture
Branch-and-bound placement for building block layout

DAC '91 Proceedings of the 28th ACM/IEEE Design Automation Conference
A genetic algorithm for macro cell placement

EURO-DAC '92 Proceedings of the conference on European design automation
On the use of flexible, rectilinear blocks to obtain minimum-area floorplans in mixed block and cell designs

ACM Transactions on Design Automation of Electronic Systems (TODAES)
CAD Tools for Area-Distributed I/O Pad Packaging

MCMC '97 Proceedings of the 1997 Conference on IEEE Multi-Chip Module Conference
Recursive bisection based mixed block placement

Proceedings of the 2004 international symposium on Physical design
Multi-level placement for large-scale mixed-size IC designs

ASP-DAC '03 Proceedings of the 2003 Asia and South Pacific Design Automation Conference

Quantified Score

Hi-index	0.00

Visualization

Abstract

This paper presents an approach to the automatic placement of a combination of macro blocks and standard cells. Standard cells are partitioned into flexible virtual blocks during block placement and are later placed into the target area through an integrated optimization routine. Results for a number of examples are given, including those from standard placement benchmarks.