Recursive bisection based mixed block placement

Authors:
Ateen Khatkhate;Chen Li;Ameya R. Agnihotri;Mehmet C. Yildiz;Satoshi Ono;Cheng-Kok Koh;Patrick H. Madden
Affiliations:
SUNY Binghamton CSD;Purdue University ECE;SUNY Binghamton CSD;IBM Austin Research Lab;SUNY Binghamton CSD;Purdue University ECE;SUNY Binghamton CSD
Venue:
Proceedings of the 2004 international symposium on Physical design
Year:
2004

Citing 21
Cited 34

Integrated placement for mixed macro cell and standard cell designs

DAC '90 Proceedings of the 27th ACM/IEEE Design Automation Conference
Automatic layout of analog and digital mixed macro/standard cell integrated circuits

Automatic layout of analog and digital mixed macro/standard cell integrated circuits
Timing driven placement for large standard cell circuits

DAC '95 Proceedings of the 32nd annual ACM/IEEE Design Automation Conference
Performance optimization of VLSI interconnect layout

Integration, the VLSI Journal
Multilevel hypergraph partitioning: application in VLSI domain

DAC '97 Proceedings of the 34th annual Design Automation Conference
The ISPD98 circuit benchmark suite

ISPD '98 Proceedings of the 1998 international symposium on Physical design
Generic global placement and floorplanning

DAC '98 Proceedings of the 35th annual Design Automation Conference
Chip-planning, placement, and global routing of macro/custom cell integrated circuits using simulated annealing

DAC '88 Proceedings of the 25th ACM/IEEE Design Automation Conference
What is a floorplan?

ISPD '00 Proceedings of the 2000 international symposium on Physical design
Block placement with symmetry constraints based on the O-tree non-slicing representation

Proceedings of the 37th Annual Design Automation Conference
Can recursive bisection alone produce routable placements?

Proceedings of the 37th Annual Design Automation Conference
MMP: a novel placement algorithm for combined macro block and standard cell layout design

ASP-DAC '00 Proceedings of the 2000 Asia and South Pacific Design Automation Conference
TCG: a transitive closure graph-based representation for non-slicing floorplans

Proceedings of the 38th annual Design Automation Conference
Consistent placement of macro-blocks using floorplanning and standard-cell placement

Proceedings of the 2002 international symposium on Physical design
Dragon2000: standard-cell placement tool for large industry circuits

Proceedings of the 2000 IEEE/ACM international conference on Computer-aided design
A class of min-cut placement algorithms

DAC '77 Proceedings of the 14th Design Automation Conference
Fixed-Outline Floorplanning through Better Local Search

ICCD '01 Proceedings of the International Conference on Computer Design: VLSI in Computers & Processors
Fractional Cut: Improved Recursive Bisection Placement

Proceedings of the 2003 IEEE/ACM international conference on Computer-aided design
On Whitespace and Stability in Mixed-Size Placement and Physical Synthesis

Proceedings of the 2003 IEEE/ACM international conference on Computer-aided design
Multi-level placement for large-scale mixed-size IC designs

ASP-DAC '03 Proceedings of the 2003 Asia and South Pacific Design Automation Conference
VLSI module placement based on rectangle-packing by the sequence-pair

IEEE Transactions on Computer-Aided Design of Integrated Circuits and Systems

Combinatorial techniques for mixed-size placement

ACM Transactions on Design Automation of Electronic Systems (TODAES)
An Improved Multi-Level Framework for Force-Directed Placement

Proceedings of the conference on Design, Automation and Test in Europe - Volume 2
Unified quadratic programming approach for mixed mode placement

Proceedings of the 2005 international symposium on Physical design
The ISPD2005 placement contest and benchmark suite

Proceedings of the 2005 international symposium on Physical design
FastPlace: an analytical placer for mixed-mode designs

Proceedings of the 2005 international symposium on Physical design
mPL6: a robust multilevel mixed-size placement engine

Proceedings of the 2005 international symposium on Physical design
Recursive bisection placement: feng shui 5.0 implementation details

Proceedings of the 2005 international symposium on Physical design
NTUplace: a ratio partitioning based placement algorithm for large-scale mixed-size designs

Proceedings of the 2005 international symposium on Physical design
Large-scale circuit placement

ACM Transactions on Design Automation of Electronic Systems (TODAES)
Faster and better global placement by a new transportation algorithm

Proceedings of the 42nd annual Design Automation Conference
Routability-driven placement and white space allocation

Proceedings of the 2004 IEEE/ACM International conference on Computer-aided design
An analytic placer for mixed-size placement and timing-driven placement

Proceedings of the 2004 IEEE/ACM International conference on Computer-aided design
Unification of partitioning, placement and floorplanning

Proceedings of the 2004 IEEE/ACM International conference on Computer-aided design
Engineering details of a stable force-directed placer

Proceedings of the 2004 IEEE/ACM International conference on Computer-aided design
A robust detailed placement for mixed-size IC designs

ASP-DAC '06 Proceedings of the 2006 Asia and South Pacific Design Automation Conference
FastPlace 2.0: an efficient analytical placer for mixed-mode designs

ASP-DAC '06 Proceedings of the 2006 Asia and South Pacific Design Automation Conference
Simultaneous block and I/O buffer floorplanning for flip-chip design

ASP-DAC '06 Proceedings of the 2006 Asia and South Pacific Design Automation Conference
On structure and suboptimality in placement

Proceedings of the 2005 Asia and South Pacific Design Automation Conference
Optimal placement by branch-and-price

Proceedings of the 2005 Asia and South Pacific Design Automation Conference
Floorplan management: incremental placement for gate sizing and buffer insertion

Proceedings of the 2005 Asia and South Pacific Design Automation Conference
Solving hard instances of floorplacement

Proceedings of the 2006 international symposium on Physical design
mPL6: enhanced multilevel mixed-size placement

Proceedings of the 2006 international symposium on Physical design
NTUplace2: a hybrid placer using partitioning and analytical techniques

Proceedings of the 2006 international symposium on Physical design
Robust mixed-size placement under tight white-space constraints

ICCAD '05 Proceedings of the 2005 IEEE/ACM International conference on Computer-aided design
Architecture and details of a high quality, large-scale analytical placer

ICCAD '05 Proceedings of the 2005 IEEE/ACM International conference on Computer-aided design
Constraint-driven floorplan repair

Proceedings of the 43rd annual Design Automation Conference
Mixed-size placement with fixed macrocells using grid-warping

Proceedings of the 2007 international symposium on Physical design
Abacus: fast legalization of standard cell circuits with minimal movement

Proceedings of the 2008 international symposium on Physical design
Constraint-driven floorplan repair

ACM Transactions on Design Automation of Electronic Systems (TODAES)
Solving modern mixed-size placement instances

Integration, the VLSI Journal
Towards scalable placement for FPGAs

Proceedings of the 18th annual ACM/SIGDA international symposium on Field programmable gate arrays
A parallel branch-and-cut approach for detailed placement

ACM Transactions on Design Automation of Electronic Systems (TODAES)
StarPlace: A new analytic method for FPGA placement

Integration, the VLSI Journal
VLSI legalization with minimum perturbation by iterative augmentation

DATE '12 Proceedings of the Conference on Design, Automation and Test in Europe

Quantified Score

Hi-index	0.00

Visualization

Abstract

Many current designs contain a large number of standard cells intermixed with larger macro blocks. The range of size in these "mixed block" designs complicates the placement process considerably; traditional methods produce results that are far from satisfactory.In this paper we extend the traditional recursive bisection standard cell placement tool Feng Shui to directly consider mixed block designs. On a set of recent benchmarks, the new version obtains placements with wire lengths substantially lower than other current tools. Compared to Feng Shui 2.4, the placements of a Capo-based approach have 29% higher wire lengths, while the placements of mPG are 26% higher. Run times of our tool are also lower, and the general approach is scalable.