mPL6: enhanced multilevel mixed-size placement

Authors:
Tony F. Chan;Jason Cong;Joseph R Shinnerl;Kenton Sze;Min Xie
Affiliations:
UCLA;UCLA;UCLA;UCLA;UCLA
Venue:
Proceedings of the 2006 international symposium on Physical design
Year:
2006

Citing 13
Cited 49

Algebraic multigrid theory: The symmetric case

Applied Mathematics and Computation - Second Copper Mountain conference on Multigrid methods Copper Mountain, Colorado
Numerical solution of partial differential equations

Numerical solution of partial differential equations
Algorithms for large-scale flat placement

DAC '97 Proceedings of the 34th annual Design Automation Conference
Generic global placement and floorplanning

DAC '98 Proceedings of the 35th annual Design Automation Conference
A multigrid tutorial: second edition

A multigrid tutorial: second edition
Almost optimum placement legalization by minimum cost flow and dynamic programming

Proceedings of the 2004 international symposium on Physical design
Implementation and extensibility of an analytic placer

Proceedings of the 2004 international symposium on Physical design
Recursive bisection based mixed block placement

Proceedings of the 2004 international symposium on Physical design
An Enhanced Multilevel Algorithm for Circuit Placement

Proceedings of the 2003 IEEE/ACM international conference on Computer-aided design
Multilevel generalized force-directed method for circuit placement

Proceedings of the 2005 international symposium on Physical design
A semi-persistent clustering technique for VLSI circuit placement

Proceedings of the 2005 international symposium on Physical design
mPL6: a robust multilevel mixed-size placement engine

Proceedings of the 2005 international symposium on Physical design
A robust detailed placement for mixed-size IC designs

ASP-DAC '06 Proceedings of the 2006 Asia and South Pacific Design Automation Conference

Floorplan repair using dynamic whitespace management

Proceedings of the 17th ACM Great Lakes symposium on VLSI
X-architecture placement based on effective wire models

Proceedings of the 2007 international symposium on Physical design
An effective clustering algorithm for mixed-size placement

Proceedings of the 2007 international symposium on Physical design
A high-quality mixed-size analytical placer considering preplaced blocks and density constraints

Proceedings of the 2006 IEEE/ACM international conference on Computer-aided design
MP-trees: a packing-based macro placement algorithm for mixed-size designs

Proceedings of the 44th annual Design Automation Conference
RQL: global placement via relaxed quadratic spreading and linearization

Proceedings of the 44th annual Design Automation Conference
Metal-density driven placement for cmp variation and routability

Proceedings of the 2008 international symposium on Physical design
Highly efficient gradient computation for density-constrained analytical placement methods

Proceedings of the 2008 international symposium on Physical design
The coming of age of (academic) global routing

Proceedings of the 2008 international symposium on Physical design
The ISPD global routing benchmark suite

Proceedings of the 2008 international symposium on Physical design
NoCOUT: NoC topology generation with mixed packet-switched and point-to-point networks

Proceedings of the 2008 Asia and South Pacific Design Automation Conference
DPlace2.0: a stable and efficient analytical placement based on diffusion

Proceedings of the 2008 Asia and South Pacific Design Automation Conference
Routability-driven analytical placement by net overlapping removal for large-scale mixed-size designs

Proceedings of the 45th annual Design Automation Conference
Constraint graph-based macro placement for modern mixed-size circuit designs

Proceedings of the 2008 IEEE/ACM International Conference on Computer-Aided Design
Risk aversion min-period retiming under process variations

Proceedings of the 2009 Asia and South Pacific Design Automation Conference
A pre-placement net length estimation technique for mixed-size circuits

Proceedings of the 11th international workshop on System level interconnect prediction
Spare-cell-aware multilevel analytical placement

Proceedings of the 46th Annual Design Automation Conference
Handling complexities in modern large-scale mixed-size placement

Proceedings of the 46th Annual Design Automation Conference
RegPlace: a high quality open-source placement framework for structured ASICs

Proceedings of the 46th Annual Design Automation Conference
A rigorous framework for convergent net weighting schemes in timing-driven placement

Proceedings of the 2009 International Conference on Computer-Aided Design
SafeChoice: a novel clustering algorithm for wirelength-driven placement

Proceedings of the 19th international symposium on Physical design
Detecting tangled logic structures in VLSI netlists

Proceedings of the 47th Design Automation Conference
PASAP: power aware structured ASIC placement

Proceedings of the 16th ACM/IEEE international symposium on Low power electronics and design
Statistical timing verification for transparently latched circuits through structural graph traversal

Proceedings of the 2010 Asia and South Pacific Design Automation Conference
A parallel branch-and-cut approach for detailed placement

ACM Transactions on Design Automation of Electronic Systems (TODAES)
A pre-placement individual net length estimation model and an application for modern circuits

Integration, the VLSI Journal
CELONCEL: effective design technique for 3-D monolithic integration targeting high performance integrated circuits

Proceedings of the 16th Asia and South Pacific Design Automation Conference
Quantifying academic placer performance on custom designs

Proceedings of the 2011 international symposium on Physical design
Obstacle-aware clock-tree shaping during placement

Proceedings of the 2011 international symposium on Physical design
The ISPD-2011 routability-driven placement contest and benchmark suite

Proceedings of the 2011 international symposium on Physical design
TSV-aware analytical placement for 3D IC designs

Proceedings of the 48th Design Automation Conference
PRICE: power reduction by placement and clock-network co-synthesis for pulsed-latch designs

Proceedings of the International Conference on Computer-Aided Design
SimPL: an effective placement algorithm

Proceedings of the International Conference on Computer-Aided Design
Unified analytical global placement for large-scale mixed-size circuit designs

Proceedings of the International Conference on Computer-Aided Design
Design-hierarchy aware mixed-size placement for routability optimization

Proceedings of the International Conference on Computer-Aided Design
Keep it straight: teaching placement how to better handle designs with datapaths

Proceedings of the 2012 ACM international symposium on International Symposium on Physical Design
MAPLE: multilevel adaptive placement for mixed-size designs

Proceedings of the 2012 ACM international symposium on International Symposium on Physical Design
ComPLx: A Competitive Primal-dual Lagrange Optimization for Global Placement

Proceedings of the 49th Annual Design Automation Conference
PADE: a high-performance placer with automatic datapath extraction and evaluation through high dimensional data learning

Proceedings of the 49th Annual Design Automation Conference
Structure-aware placement for datapath-intensive circuit designs

Proceedings of the 49th Annual Design Automation Conference
A new length-based algebraic multigrid clustering algorithm

VLSI Design
Placement: hot or not?

Proceedings of the International Conference on Computer-Aided Design
SRP: simultaneous routing and placement for congestion refinement

Proceedings of the 2013 ACM international symposium on International symposium on physical design
Case study for placement solutions in ispd11 and dac12 routability-driven placement contests

Proceedings of the 2013 ACM international symposium on International symposium on physical design
SimPL: an algorithm for placing VLSI circuits

Communications of the ACM
Sub-quadratic objectives in quadratic placement

Proceedings of the Conference on Design, Automation and Test in Europe
Cell transformations and physical design techniques for 3D monolithic integrated circuits

ACM Journal on Emerging Technologies in Computing Systems (JETC)
ICCAD-2013 CAD contest in placement finishing and benchmark suite

Proceedings of the International Conference on Computer-Aided Design
POLAR: placement based on novel rough legalization and refinement

Proceedings of the International Conference on Computer-Aided Design

Quantified Score

Hi-index	0.02

Visualization

Abstract

The multilevel placement package mPL6 combines improved implementations of the global placer mPL5 (ISPD05) and the XDP legalizer and detailed placer (ASPDAC06). It consistently produces robust, high-quality solutions to difficult instances of mixed-size placement in fast and scalable run time. Best-choice clustering (ISPD05) is used to construct a hierarchy of problem formulations. Generalized force-directed placement guides global placement at each level of the cluster hierarchy. During the declustering pass from coarsest to finest level, large movable objects are gradually fixed in positions without overlapping with one another. This progressive legalization of large objects during continuous optimization supports determination of a completely overlap-free configuration as close as possible to the continuous solution. Various discrete heuristics are applied to this legalized placement in order to improve the final wirelength.