A high-quality mixed-size analytical placer considering preplaced blocks and density constraints

Authors:
Tung-Chieh Chen;Zhe-Wei Jiang;Tien-Chang Hsu;Hsin-Chen Chen;Yao-Wen Chang
Affiliations:
National Taiwan University, Taipei, Taiwan;National Taiwan University, Taipei, Taiwan;National Taiwan University, Taipei, Taiwan;National Taiwan University, Taipei, Taiwan;National Taiwan University, Taipei, Taiwan
Venue:
Proceedings of the 2006 IEEE/ACM international conference on Computer-aided design
Year:
2006

Citing 17
Cited 24

Generic global placement and floorplanning

DAC '98 Proceedings of the 35th annual Design Automation Conference
Routability driven white space allocation for fixed-die standard-cell placement

Proceedings of the 2002 international symposium on Physical design
Multilevel generalized force-directed method for circuit placement

Proceedings of the 2005 international symposium on Physical design
Unified quadratic programming approach for mixed mode placement

Proceedings of the 2005 international symposium on Physical design
Recursive bisection placement: feng shui 5.0 implementation details

Proceedings of the 2005 international symposium on Physical design
APlace: a general analytic placement framework

Proceedings of the 2005 international symposium on Physical design
Routability-driven placement and white space allocation

Proceedings of the 2004 IEEE/ACM International conference on Computer-aided design
Unification of partitioning, placement and floorplanning

Proceedings of the 2004 IEEE/ACM International conference on Computer-aided design
Multi-level placement for large-scale mixed-size IC designs

ASP-DAC '03 Proceedings of the 2003 Asia and South Pacific Design Automation Conference
ISPD 2006 Placement Contest: Benchmark Suite and Results

Proceedings of the 2006 international symposium on Physical design
Satisfying whitespace requirements in top-down placement

Proceedings of the 2006 international symposium on Physical design
Dragon2006: blockage-aware congestion-controlling mixed-size placer

Proceedings of the 2006 international symposium on Physical design
mPL6: enhanced multilevel mixed-size placement

Proceedings of the 2006 international symposium on Physical design
NTUplace2: a hybrid placer using partitioning and analytical techniques

Proceedings of the 2006 international symposium on Physical design
A faster implementation of APlace

Proceedings of the 2006 international symposium on Physical design
Architecture and details of a high quality, large-scale analytical placer

ICCAD '05 Proceedings of the 2005 IEEE/ACM International conference on Computer-aided design
Implementation and extensibility of an analytic placer

IEEE Transactions on Computer-Aided Design of Integrated Circuits and Systems

X-architecture placement based on effective wire models

Proceedings of the 2007 international symposium on Physical design
Mixed-size placement with fixed macrocells using grid-warping

Proceedings of the 2007 international symposium on Physical design
An effective clustering algorithm for mixed-size placement

Proceedings of the 2007 international symposium on Physical design
MP-trees: a packing-based macro placement algorithm for mixed-size designs

Proceedings of the 44th annual Design Automation Conference
RQL: global placement via relaxed quadratic spreading and linearization

Proceedings of the 44th annual Design Automation Conference
Techniques for effective distributed physical synthesis

Proceedings of the 44th annual Design Automation Conference
Metal-density driven placement for cmp variation and routability

Proceedings of the 2008 international symposium on Physical design
Highly efficient gradient computation for density-constrained analytical placement methods

Proceedings of the 2008 international symposium on Physical design
Abacus: fast legalization of standard cell circuits with minimal movement

Proceedings of the 2008 international symposium on Physical design
DPlace2.0: a stable and efficient analytical placement based on diffusion

Proceedings of the 2008 Asia and South Pacific Design Automation Conference
Parallelizing CAD: a timely research agenda for EDA

Proceedings of the 45th annual Design Automation Conference
Routability-driven analytical placement by net overlapping removal for large-scale mixed-size designs

Proceedings of the 45th annual Design Automation Conference
An integrated nonlinear placement framework with congestion and porosity aware buffer planning

Proceedings of the 45th annual Design Automation Conference
Constraint graph-based macro placement for modern mixed-size circuit designs

Proceedings of the 2008 IEEE/ACM International Conference on Computer-Aided Design
A multilevel analytical placement for 3D ICs

Proceedings of the 2009 Asia and South Pacific Design Automation Conference
Spare-cell-aware multilevel analytical placement

Proceedings of the 46th Annual Design Automation Conference
Handling complexities in modern large-scale mixed-size placement

Proceedings of the 46th Annual Design Automation Conference
Voltage-drop aware analytical placement by global power spreading for mixed-size circuit designs

Proceedings of the 2009 International Conference on Computer-Aided Design
SafeChoice: a novel clustering algorithm for wirelength-driven placement

Proceedings of the 19th international symposium on Physical design
Quantifying academic placer performance on custom designs

Proceedings of the 2011 international symposium on Physical design
The ISPD-2011 routability-driven placement contest and benchmark suite

Proceedings of the 2011 international symposium on Physical design
Keep it straight: teaching placement how to better handle designs with datapaths

Proceedings of the 2012 ACM international symposium on International Symposium on Physical Design
PADE: a high-performance placer with automatic datapath extraction and evaluation through high dimensional data learning

Proceedings of the 49th Annual Design Automation Conference
An efficient wirelength model for analytical placement

Proceedings of the Conference on Design, Automation and Test in Europe

Quantified Score

Hi-index	0.00

Visualization

Abstract

In addition to wirelength, modern placers need to consider various constraints such as preplaced blocks and density. We propose a high-quality analytical placement algorithm considering wirelength, preplaced blocks, and density based on the log-sum-exp wirelength model proposed by Naylor et al. [20] and the multilevel framework. To handle preplaced blocks, we use a two-stage smoothing technique, Gaussian smoothing followed by level smoothing, to facilitate block spreading during global placement. The density is controlled by white-space re-allocation using partitioning and cut-line shifting during global placement and cell sliding during detailed placement. We further use the conjugate gradient method with dynamic step-size control to speed up the global placement and macro shifting to and better macro positions. Experimental results show that our placer obtains the best published results.