Opposite-phase register switching for peak current minimization

Authors:
Shih-Hsu Huang;Chia-Ming Chang;Yow-Tyng Nieh
Affiliations:
Chung Yuan Christian University, Taiwan, R.O.C;Chung Yuan Christian University, Taiwan, R.O.C;Industrial Technology Research Institute, Taiwan, R.O.C
Venue:
ACM Transactions on Design Automation of Electronic Systems (TODAES)
Year:
2009

Citing 11
Cited 0

Bus-invert coding for low-power I/O

IEEE Transactions on Very Large Scale Integration (VLSI) Systems
Clock skew optimization for ground bounce control

Proceedings of the 1996 IEEE/ACM international conference on Computer-aided design
Compiler optimization on VLIW instruction scheduling for low power

ACM Transactions on Design Automation of Electronic Systems (TODAES)
Peak Power Reduction in Low Power BIST

ISQED '00 Proceedings of the 1st International Symposium on Quality of Electronic Design
ILP-based optimization of sequential circuits for low power

Proceedings of the 2003 international symposium on Low power electronics and design
Controlling Peak Power During Scan Testing

VTS '02 Proceedings of the 20th IEEE VLSI Test Symposium
Minimizing peak current via opposite-phase clock tree

Proceedings of the 42nd annual Design Automation Conference
On Reducing Peak Current and Power during Test

ISVLSI '05 Proceedings of the IEEE Computer Society Annual Symposium on VLSI: New Frontiers in VLSI Design
Fast multi-domain clock skew scheduling for peak current reduction

ASP-DAC '06 Proceedings of the 2006 Asia and South Pacific Design Automation Conference
State re-encoding for peak current minimization

Proceedings of the 2006 IEEE/ACM international conference on Computer-aided design
Techniques for minimizing power dissipation in scan and combinational circuits during test application

IEEE Transactions on Computer-Aided Design of Integrated Circuits and Systems

Quantified Score

Hi-index	0.00

Visualization

Abstract

In a synchronous sequential circuit, huge current peaks are often observed at the moment of clock transition (since all registers are clocked). Previous works focus on reducing the number of switching registers. However, even though the switching registers are the same, different combinations of switching directions still result in different peak currents. Based on that observation, in this article, we propose an ECO (engineering change order) approach to minimize the peak current by considering the switching directions of registers. Our approach is well suitable for reducing the peak current in IC testing. Experimental data consistently show that our approach works well in practice.