Minimizing peak current via opposite-phase clock tree

Authors:
Yow-Tyng Nieh;Shih-Hsu Huang;Sheng-Yu Hsu
Affiliations:
Chung Yuan Christian University, Chung Li, Taiwan, R.O.C.;Chung Yuan Christian University, Chung Li, Taiwan, R.O.C.;SoC Technology Center and Industrial Technology Research Institute, Hsin Chu, Taiwan, R.O.C
Venue:
Proceedings of the 42nd annual Design Automation Conference
Year:
2005

Citing 5
Cited 14

Clock skew optimization for ground bounce control

Proceedings of the 1996 IEEE/ACM international conference on Computer-aided design
Clock Skew Optimization for Peak Current Reduction

Journal of VLSI Signal Processing Systems - Special issue on high performance clock distribution networks
Low-power clock distribution using multiple voltages and reduced swings

IEEE Transactions on Very Large Scale Integration (VLSI) Systems
Buffer sizing for clock power minimization subject to general skew constraints

Proceedings of the 41st annual Design Automation Conference
Power minimization by clock root gating

ASP-DAC '03 Proceedings of the 2003 Asia and South Pacific Design Automation Conference

Clock buffer polarity assignment for power noise reduction

Proceedings of the 2006 IEEE/ACM international conference on Computer-aided design
Skew aware polarity assignment in clock tree

Proceedings of the 2007 IEEE/ACM international conference on Computer-aided design
Opposite-phase register switching for peak current minimization

ACM Transactions on Design Automation of Electronic Systems (TODAES)
Skew-aware polarity assignment in clock tree

ACM Transactions on Design Automation of Electronic Systems (TODAES)
Clock buffer polarity assignment combined with clock tree generation for power/ground noise minimization

Proceedings of the 2008 IEEE/ACM International Conference on Computer-Aided Design
Opposite-Phase Clock Tree for Peak Current Reduction

IEICE Transactions on Fundamentals of Electronics, Communications and Computer Sciences
Simultaneous clock buffer sizing and polarity assignment for power/ground noise minimization

Proceedings of the 46th Annual Design Automation Conference
Combined use of rising and falling edge triggered clocks for peak current reduction in IP-based SoC designs

Proceedings of the 2010 Asia and South Pacific Design Automation Conference
Clock tree embedding for 3D ICs

Proceedings of the 2010 Asia and South Pacific Design Automation Conference
Clock buffer polarity assignment for power noise reduction

IEEE Transactions on Very Large Scale Integration (VLSI) Systems
Clock buffer polarity assignment with skew tuning

ACM Transactions on Design Automation of Electronic Systems (TODAES)
WaveMin: a fine-grained clock buffer polarity assignment combined with buffer sizing

Proceedings of the 48th Design Automation Conference
Peak current reduction by simultaneous state replication and re-encoding

Proceedings of the International Conference on Computer-Aided Design
A reconfigurable clock polarity assignment flow for clock gated designs

IEEE Transactions on Very Large Scale Integration (VLSI) Systems

Quantified Score

Hi-index	0.00

Visualization

Abstract

Although a lot of research efforts have been made in the minimization of the total power consumption caused by the clock tree, no attention has been paid to the minimization of the peak current caused by the clock tree. In this paper, we propose an opposite-phase scheme for peak current reduction. Our basic idea is to divide the clock buffers at each level of the clock tree into two sets: an half of clock buffers operate at the same phase of the clock source, and another half of clock buffers operate at the opposite phase of the clock source. Consequently, our approach can reduce the peak current of the clock tree nearly 50%. Experimental data consistently show that our approach works well in practice.